Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

DAC7800 Datasheet(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
No. de Pieza. DAC7800
Descripción  Dual Monolithic CMOS 12-Bit Multiplying DIGITAL-TO-ANALOG CONVERTERS
Descarga  17 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

DAC7800 Datasheet(HTML) 5 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 5 / 17 page
background image
DAC7800, 7801, 7802
5
SBAS005A
www.ti.com
LOGIC TRUTH TABLE
BLOCK DIAGRAM
PIN CONFIGURATION
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
AGND A
CS
DB0
DB1
DB2
DB3
DB4
DB5
DGND
AGND B
I
R
V
V
UPD
WR
CLR
A1
A0
DB7
DB6
OUT A
FB A
REF A
FB B
REF B
DD
OUT B
DAC7801
I
R
V
DAC7801
CLR
UPD
CS
WR
A1
A0
FUNCTION
1
1
1
X
X
X
No Data Transfer
1
1
X
1
X
X
No Data Transfer
0
X
X
X
X
X
All Registers Cleared
1
1
0
0
0
0
DAC A LS Input Register Loaded with DB7 - DB0 (LSB)
1
1
0
0
0
1
DAC A MS Input Register Loaded with DB3 (MSB) - DB0
1
1
0
0
1
0
DAC B LS Input Register Loaded with DB7 - DB0 (LSB)
1
1
0
0
1
1
DAC B MS Input Register Loaded with DB3 (MSB) - DB0
1
0
1
0
X
X
DAC A, DAC B Registers Updated Simultaneously from Input Registers
1
0
0
0
X
X
DAC A, DAC B Registers are Transparent
X = Don’t care.
TIMING CHARACTERISTICS
VDD = +5V, VREF A = VREF B = +10V, TA = –40°C to +85°C.
PARAMETER
MINIMUM
t1 — Address Valid to Write Setup Time
10ns
t2 — Address Valid to Write Hold Time
10ns
t3 — Data Setup Time
30ns
t4 — Data Hold Time
10ns
t5 — Chip Select or Update to Write Setup Time
0ns
t6 — Chip Select or Update to Write Hold Time
0ns
t7 — Write Pulse Width
40ns
t8 — Clear Pulse Width
40ns
A0–A1
CLR
t
2
t
1
t
8
WR
t
7
CS, UPD
t
6
t
4
t
3
DATA
t
5
5V
0V
5V
0V
5V
0V
5V
0V
5V
0V
NOTES: (1) All input signal rise and fall times are measured from 10% to 90%
of +5V. t
R = t F = 5ns. (2) Timing measurement reference level is
.
V
IH + VIL
2
DAC A
I
AGND A
R
V
V
R
I
AGND B
OUT A
FB A
REF A
REF B
FB B
OUT B
20
V
DD
2
1
3
4
21
22
23
24
DAC A Register
4
8
DAC A
LS
Input
Reg
DAC A
MS
Input
Reg
DAC B
DAC B Register
4
8
12
DGND
DAC B
LS
Input
Reg
DAC B
MS
Input
Reg
19
16
15
5
18
17
UPD
A1
A0
CS
WR
CLR
DAC7801
14
6
DB7–DB0
12
12
Top View
DIP


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn