Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
AM3517 Datasheet(PDF) 84 Page - Texas Instruments |
|
|
AM3517 Datasheet(HTML) 84 Page - Texas Instruments |
84 / 184 page 6 TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS 6.1 Timing Test Conditions 6.2 Interface Clock Specifications 6.2.1 Interface Clock Terminology 6.2.2 Interface Clock Frequency 6.2.3 Clock Jitter Specifications Cycle(orPeriod)Jitter T n-1 T n T n+1 Max.CycleJitter=Max(T ) i Min.CycleJitter=Min(T ) i JitterStandardDeviation(orrmsJitter)=StandardDeviation(T ) i 030-020 6.2.4 Clock Duty Cycle Error AM3517/05 ARM Microprocessor SPRS550 – OCTOBER 2009 www.ti.com Note: The timing data shown is preliminary data and is subject to change in future revisions. All timing requirements and switching characteristics are valid over the recommended operating conditions of Table 3-3, unless otherwise specified. The Interface clock is used at the system level to sequence the data and/or control transfers accordingly with the interface protocol. The two interface clock characteristics are: • The maximum clock frequency • The maximum operating frequency The interface clock frequency documented in this document is the maximum clock frequency, which corresponds to the maximum frequency programmable on this output clock. This frequency defines the maximum limit supported by the AM3517/05 IC and doesn't take into account any system consideration (PCB, peripherals). The system designer will have to consider these system considerations and AM3517/05 IC timings characteristics as well, to define properly the maximum operating frequency, which corresponds to the maximum frequency supported to transfer the data on this interface. Jitter is a phase noise, which may alter different characteristics of a clock signal. The jitter specified in this document is the time difference between the typical cycle period and the actual cycle period affected by noise sources on the clock. The cycle (or period) jitter terminology identifies this type of jitter. Figure 6-1. Cycle (or Period) Jitter The duty cycle error is the ratio between either the high-level pulse duration or the low-level pulse duration and the cycle time of a clock signal. TIMING REQUIREMENTS AND SWITCHING CHARACTERISTICS 84 Submit Documentation Feedback |
Número de pieza similar - AM3517 |
|
Descripción similar - AM3517 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |