TPS386000, TPS386020

TPS386040, TPS386060

www.ti.com

PIN ASSIGNMENTS (continued)

PIN

NAME

NO.

DESCRIPTION

TPS386000

RESET1

15

Active low reset output of SVS-1

RESETn is an open-drain output pin. When

RESETn is asserted, this pin remains in a

RESET2

16

Active low reset output of SVS-2

low-impedance state. When RESETn is released,

RESET3

17

Active low reset output of SVS-3

this pin goes to a high-impedance state after the

delay time programmed by CTn.

RESET4

18

Active low reset output of SVS-4

Watchdog timer output. This is an open-drain output pin. When WDT times out, this pin goes to a

WDO

19

low-impedance state to GND. If there is no WDT timeout, this pin stays in a high-impedance state.

TPS386020

RESET1

15

Active high reset output of SVS-1

RESETn is open-drain output pin. When RESETn

is asserted, this pin remains in a high impedance

RESET2

16

Active high reset output of SVS-2

state. When RESETn is released, this pin goes to

RESET3

17

Active high reset output of SVS-3

a low-impedance state after the delay time

programmed by CTn.

RESET4

18

Active high reset output of SVS-4

Watchdog timer output. This is an open-drain output pin. When WDT times out, this pin goes to a

WDO

19

high-impedance state. If there is no WDT timeout, this pin stays in a low-impedance state to GND.

TPS386040

RESET1

15

Active low reset output of SVS-1

RESETn is a push-pull logic buffer output pin.

When RESETn is asserted, this pin remains logic

RESET2

16

Active low reset output of SVS-2

low. When RESETn is released, this pin goes to

RESET3

17

Active low reset output of SVS-3

logic high after the delay time programmed by

CTn.

RESET4

18

Active low reset output of SVS-4

Watchdog timer output. This is a push-pull output pin. When WDT times out, this pin goes to logic low.

WDO

19

If there is no WDT timeout, this pin stays in logic high.

TPS386060

RESET1

15

Active high reset output of SVS-1

RESETn is a push-pull logic buffer output pin.

RESET2

16

Active high reset output of SVS-2

When RESETn is asserted, this pin remains logic

high. When RESETn is released, this pin goes to

RESET3

17

Active high reset output of SVS-3

logic low after the delay time programmed by CTn.

RESET4

18

Active high reset output of SVS-4

Watchdog timer output. This is a push-pull output pin. When WDT times out, this pin goes to logic high.

WDO

19

If there is no WDT timeout, this pin stays in logic low.

Copyright © 2009, Texas Instruments Incorporated

Submit Documentation Feedback

9

Product Folder Link(s): TPS386000 TPS386020 TPS386040 TPS386060