Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD9553BCPZ Datasheet(PDF) 10 Page - Analog Devices

No. de pieza AD9553BCPZ
Descripción Electrónicos  Flexible Clock Translator for GPON, Base Station, SONET/SDH, T1/E1, and Ethernet
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9553BCPZ Datasheet(HTML) 10 Page - Analog Devices

Back Button AD9553BCPZ Datasheet HTML 6Page - Analog Devices AD9553BCPZ Datasheet HTML 7Page - Analog Devices AD9553BCPZ Datasheet HTML 8Page - Analog Devices AD9553BCPZ Datasheet HTML 9Page - Analog Devices AD9553BCPZ Datasheet HTML 10Page - Analog Devices AD9553BCPZ Datasheet HTML 11Page - Analog Devices AD9553BCPZ Datasheet HTML 12Page - Analog Devices AD9553BCPZ Datasheet HTML 13Page - Analog Devices AD9553BCPZ Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
AD9553
Rev. 0 | Page 10 of 44
NOTES
1. EXPOSED DIE PAD MUST BE CONNECTED TO GND.
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
PIN 1
INDICATOR
1
Y4
2
Y5
3
A0
4
A1
5
A2
6
A3
7
REFA
8
REFB/REFA
24 GND
23 OUT2
22
21 VDD
20 LOCKED
19 LDO
18 VDD
17 LDO
TOP VIEW
(Not to Scale)
AD9553
OUT2
Figure 2. Pin Configuration
Table 13. Pin Function Descriptions
Pin No.
Mnemonic
Type1
Description
29, 30, 31,
32, 1, 2
Y0, Y1, Y2, Y3,
Y4, Y5
I
Control Pins. These pins select one of 51 preset output frequency combinations for OUT1 and
OUT2. Note that when all six control pins are Logic 0, SPI programming is active.
3, 4, 5, 6
A0, A1, A2, A3
I
Control Pins. These pins select one of 15 preset input reference frequencies. Note that when all four
control pins are Logic 0, SPI programming is active.
7
REFA
I
Reference Clock Input. Connect this pin to a single-ended active clock input signal. Alternatively,
this pin is the noninverted part of a differential clock input signal.
8
REFB/REFA
I
Reference Clock Input. Connect this pin to a single-ended active clock input signal. Alternatively,
this pin is the inverted part of a differential clock input signal.
9, 10
XTAL
I
Crystal Resonator Input. Connect a crystal resonator across these pins. When using the preset
input/output frequencies via the Y[5:0] and A[3:0] pins, the crystal must have a resonant frequency
of 25 MHz with a specified load capacitance of 10 pF.
11
SEL REFB
I
Control Pin. This pin allows manual selection of REFA (Logic 0) or REFB (Logic 1) as the active
reference assuming that the desired reference signal is present. Note that this pin is nonfunctional
when Register 0x29[5] = 1.
12
OM2/CS
I
Digital Input. When the device is not in SPI mode, this pin is an output mode control pin (OM2) with
an internal 40 kΩ pull-up resistor. The OM2 pin, in conjunction with the OM0 and OM1 pins, allows
the user to select 1-of-8 output configurations (see Table 21). In SPI mode, this pin is an active low
chip select (CS) with no internal pull-up resistor.
13
OM1/SCLK
I
Digital Input. When the device is not in SPI mode, this pin is an output mode control pin (OM1) with
an internal 40 kΩ pull-up resistor. The OM1 pin, in conjunction with the OM0 and OM2 pins, allows
the user to select 1-of-8 output configurations (see Table 21). In SPI mode, this pin is the serial data
clock (SCLK) with no internal pull-up resistor.
14
OM0/SDIO
I/O
Digital Input/Output. When the device is not in SPI mode, this pin is an input only and functions as
an output mode control pin (OM0) with an internal 40 kΩ pull-up resistor. The OM0 pin, in
conjunction with the OM1 and OM2 pins, allows the user to select 1-of-8 output configurations (see
Table 21). In SPI mode, this pin is the serial data input/output (SDIO) with no internal pull-up
resistor.
15
RESET
I
Digital Input, Active Low with a 100 kΩ Internal Pull-Up Resistor. Resets the internal logic to default
states (see the Automatic Power-On Reset section).
16
FILTER
I/O
Loop Filter Node for the PLL. Connect external loop filter components (see Figure 22) from this pin
to Pin 17 (LDO).
17, 19
LDO
P/O
LDO Decoupling Pins. Connect a 0.47 μF decoupling capacitor from each of these pins to ground.
18, 21, 28
VDD
P
Power Supply Connection: 3.3 V Analog Supply.
20
LOCKED
O
Active High Locked Status Indicator for the PLL.
26, 22
OUT1, OUT2
O
Complementary Square Wave Clocking Outputs.
27, 23
OUT1, OUT2
O
Square Wave Clocking Outputs.
24, 25
GND
P
Ground.
EP
Exposed die pad
The exposed die pad must be connected to GND.
1 I = input, I/O = input/output, O = output, P = power, and P/O = power/output.


Número de pieza similar - AD9553BCPZ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9550 AD-AD9550 Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550/PCBZ AD-AD9550/PCBZ Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550BCPZ AD-AD9550BCPZ Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9550BCPZ-REEL7 AD-AD9550BCPZ-REEL7 Datasheet
406Kb / 20P
   Integer-N Clock Translator for Wireline Communications
REV. 0
AD9551 AD-AD9551 Datasheet
799Kb / 40P
   Multiservice Clock Generator
REV. B
More results

Descripción similar - AD9553BCPZ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Exar Corporation
XRT8001 EXAR-XRT8001 Datasheet
1Mb / 48P
   WAN Clock for T1 and E1 Systems
logo
Maxim Integrated Produc...
DS33M30 MAXIM-DS33M30 Datasheet
424Kb / 20P
   Ethernet Over SONET/SDH Mapper
Rev: 101508
DS33M30 MAXIM-DS33M30_08 Datasheet
513Kb / 20P
   Ethernet Over SONET/SDH Mapper
Rev: 111908
DS33M30 MAXIM-DS33M30_V01 Datasheet
448Kb / 21P
   Ethernet Over SONET/SDH Mapper
Rev 1; 010809
logo
Zarlink Semiconductor I...
ZL30105 ZARLINK-ZL30105 Datasheet
691Kb / 50P
   T1/E1/SDH Stratum 3 Redundant System Clock Synchonizer for AdvancedTCA and H.110
ZL30406 ZARLINK-ZL30406_06 Datasheet
249Kb / 21P
   SONET/SDH Clock Multiplier PLL
ZL30416 ZARLINK-ZL30416_06 Datasheet
871Kb / 22P
   SONET/SDH Clock Multiplier PLL
logo
M/A-COM Technology Solu...
28953-BRF-001-A MA-COM-28953-BRF-001-A Datasheet
336Kb / 2P
   Flexible Framer, Programmable For T1/E1,
logo
Zarlink Semiconductor I...
ZL30406 ZARLINK-ZL30406 Datasheet
307Kb / 21P
   SONET/SDH Clock Multiplier PLL
logo
Vitesse Semiconductor C...
VSC8121 VITESSE-VSC8121 Datasheet
176Kb / 18P
   2.488GHz SONET/SDH Clock Generator
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com