Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼
Nombre de pieza
         Descripción


CDCE62005RGZR Datasheet(Hoja de datos) 2 Page - Texas Instruments

Click here to check the latest version.
No. de Pieza. CDCE62005RGZR
Descripción  Five/Ten Output Clock Generator/Jitter Cleaner With Integrated Dual VCOs
Descarga  80 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

 
 2 page
background image
SerDes
CleanedClock
Data
DSP
CDCE62005
RecoveredClock
DSP Clock
ADCClock
ADCClock
DACClock
CDCE62005
SCAS862C – NOVEMBER 2008 – REVISED FEBRUARY 2010
www.ti.com
DESCRIPTION
The CDCE62005 is a high performance clock generator and distributor featuring low output jitter, a high degree
of configurability via a SPI interface, and programmable start up modes determined by on-chip EEPROM.
Specifically tailored for clocking data converters and high-speed digital signals, the CDCE62005 achieves jitter
performance well under 1 ps RMS(1). It incorporates a synthesizer block with partially integrated loop filter, a
clock distribution block including programmable output formats, and an input block featuring an innovative smart
multiplexer. The clock distribution block includes five individually programmable outputs that can be configured to
provide different combinations of output formats (LVPECL, LVDS, LVCMOS). Each output can also be
programmed to a unique output frequency (ranging from 125 kHz to 1.5 GHz (2)) and skew relationship via a
programmable delay block. If all outputs are configured in single-ended mode (e.g., LVCMOS), the CDCE62005
supports up to ten outputs. Each output can select one of four clock sources to condition and distribute including
any of the three clock inputs or the output of the frequency synthesizer. The input block includes two universal
differential inputs which support frequencies in the range of 80 kHz to 500 MHz and an auxiliary input that can be
configured to connect to an external crystal via an on board oscillator block. The smart input multiplexer has two
modes of operation, manual and automatic. In manual mode, the user selects the synthesizer reference via the
SPI interface. In automatic mode, the input multiplexer will automatically select between the highest priority input
clock available.
Figure 1. CDCE62005 Application Example
(1)
10 kHz to 20 MHz integration bandwidth.
(2)
Frequency range depends on operational mode and output format selected.
2
Submit Documentation Feedback
Copyright © 2008–2010, Texas Instruments Incorporated
Product Folder Link(s) :CDCE62005




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80 


Datasheet Download




Enlace URL

¿ALLDATASHEET es útil para Ud.?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl