Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

MC908QC8CDRE Datasheet(PDF) 83 Page - Freescale Semiconductor, Inc

No. de pieza MC908QC8CDRE
Descripción Electrónicos  M68HC08 Microcontrollers
Download  274 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  FREESCALE [Freescale Semiconductor, Inc]
Página de inicio  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC908QC8CDRE Datasheet(HTML) 83 Page - Freescale Semiconductor, Inc

Back Button MC908QC8CDRE Datasheet HTML 79Page - Freescale Semiconductor, Inc MC908QC8CDRE Datasheet HTML 80Page - Freescale Semiconductor, Inc MC908QC8CDRE Datasheet HTML 81Page - Freescale Semiconductor, Inc MC908QC8CDRE Datasheet HTML 82Page - Freescale Semiconductor, Inc MC908QC8CDRE Datasheet HTML 83Page - Freescale Semiconductor, Inc MC908QC8CDRE Datasheet HTML 84Page - Freescale Semiconductor, Inc MC908QC8CDRE Datasheet HTML 85Page - Freescale Semiconductor, Inc MC908QC8CDRE Datasheet HTML 86Page - Freescale Semiconductor, Inc MC908QC8CDRE Datasheet HTML 87Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 83 / 274 page
background image
I/O Signals
MC68HC908QC16 • MC68HC908QC8 • MC68HC908QC4 Data Sheet, Rev. 5
Freescale Semiconductor
83
7.7 I/O Signals
The IRQ module does not share its pin with any module on this MCU.
7.7.1 IRQ Input Pins (IRQ)
The IRQ pin provides a maskable external interrupt source. The IRQ pin contains an internal pullup
device.
7.8 Registers
The IRQ status and control register (INTSCR) controls and monitors operation of the IRQ module. The
INTSCR:
Shows the state of the IRQ flag
Clears the IRQ latch
Masks the IRQ interrupt request
Controls triggering sensitivity of the IRQ interrupt pin
IRQF — IRQ Flag Bit
This read-only status bit is set when the IRQ interrupt is pending.
1 = IRQ interrupt pending
0 = IRQ interrupt not pending
ACK — IRQ Interrupt Request Acknowledge Bit
Writing a 1 to this write-only bit clears the IRQ latch. ACK always reads 0.
IMASK — IRQ Interrupt Mask Bit
Writing a 1 to this read/write bit disables the IRQ interrupt request.
1 = IRQ interrupt request disabled
0 = IRQ interrupt request enabled
MODE — IRQ Edge/Level Select Bit
This read/write bit controls the triggering sensitivity of the IRQ pin.
1 = IRQ interrupt request on falling edges and low levels
0 = IRQ interrupt request on falling edges only
Bit 7
654321
Bit 0
Read:
0000
IRQF
0
IMASK
MODE
Write:
ACK
Reset:
00000000
= Unimplemented
Figure 7-3. IRQ Status and Control Register (INTSCR)


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn