Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
BU6568GVW-E2 Datasheet(PDF) 9 Page - Rohm |
|
BU6568GVW-E2 Datasheet(HTML) 9 Page - Rohm |
9 / 17 page BU6566GVW, BU6568GV Technical Note 9/16 www.rohm.com 2009.04 - Rev.B © 2009 ROHM Co., Ltd. All rights reserved. ●Timing Chart 1. HOST interface timing 1.1 System timing Table 1.1-1 BU6566GVW timing conditions (system) Symbol Details MIN. TYP. MAX. Unit Conditions tXIN Clock input cycle 33.0 - - ns DutyXIN Clock duty 45.0 50.0 55.0 % "H" width / cycle tSCLK System clock cycle 33.0 - - ns DutySCLK System clock duty 33.3 50.0 66.7 % "H" width / cycle tCAMCKO Camera clock output cycle 33.0 - - ns DutyCAMCKO Camera clock output duty 33.3 50.0 66.7 % “"H" width / cycle tCAMCKI Camera clock input cycle 66.0 - - ns DutyCAMCKI Camera clock input duty 40.0 50.0 60.0 % "H" width / cycle tRESETB RESETB "L" pulse width 1.0 - - us *Regulation all at threshold of VDDIO×1/2 Table 1.1-2 BU6568GV timing conditions (system) Symbol Details MIN. TYP. MAX. Unit Conditions tXIN Clock input cycle 33.0 - - ns DutyXIN Clock duty 45.0 50.0 55.0 % "H" width / cycle tSCLK System clock cycle 19.2 - - ns DutySCLK System clock duty 33.3 50.0 66.7 % "H" width / cycle tCAMCKO Camera clock output cycle 19.2 - - ns DutyCAMCKO Camera clock output duty 45.0 50.0 55.0 % "H" width / cycle tCAMCKI Camera clock input cycle 19.2 - - ns DutyCAMCKI Camera clock input duty 45.0 50.0 55.0 % "H" width / cycle tRESETB RESETB "L" pulse width 1.0 - - us *Regulation all at threshold of VDDIO×1/2 1.2 Register (including RAM via register) write timing. A2,A1 CSB(WRB) WRB(CSB) RDB D[15:0] Table 1.2-1 BU6566GVW timing conditions(RAM, register write cycle) Symbol Details MIN. TYP. MAX. Unit tWC Write cycle time 70 - - ns tAS Address setup time before WRB(CSB) falling -5 - - ns tAH Address hold time after WRB(CSB) rising -1 - - ns tCS CSB(WRB) input setup time before WRB(CSB) falling 0 - - ns tCH CSB(WRB) input hold time after WRB(CSB) rising 0 - - ns tWW WRB(CSB) active time width 40 - - ns tWAIT Wait time from WRB(CSB) rising to the next WRB(CSB) or to RDB falling 30 - - ns tDS Data setup time before WRB(CSB) rising 35 - - ns tDH Data hold time after WRB(CSB) rising -1 - - ns *Regulation all at threshold of VDDIO1×1/2 (VDD=1.50V,VDDIO=2.85V,GND=0.0V,Ta=25ºC) *It is possible to use it with either CSB or WRB active. However, either of them must do LOW pulse operation. tAS tWW tDH tDS tAH tCH Address Input Write Data tWC tCS tWAIT |
Número de pieza similar - BU6568GVW-E2 |
|
Descripción similar - BU6568GVW-E2 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |