Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

MC912XDP512F0MPVR Datasheet(PDF) 99 Page - Freescale Semiconductor, Inc

No. de pieza MC912XDP512F0MPVR
Descripción Electrónicos  HCS12X Microcontrollers
Download  1348 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  FREESCALE [Freescale Semiconductor, Inc]
Página de inicio  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC912XDP512F0MPVR Datasheet(HTML) 99 Page - Freescale Semiconductor, Inc

Back Button MC912XDP512F0MPVR Datasheet HTML 95Page - Freescale Semiconductor, Inc MC912XDP512F0MPVR Datasheet HTML 96Page - Freescale Semiconductor, Inc MC912XDP512F0MPVR Datasheet HTML 97Page - Freescale Semiconductor, Inc MC912XDP512F0MPVR Datasheet HTML 98Page - Freescale Semiconductor, Inc MC912XDP512F0MPVR Datasheet HTML 99Page - Freescale Semiconductor, Inc MC912XDP512F0MPVR Datasheet HTML 100Page - Freescale Semiconductor, Inc MC912XDP512F0MPVR Datasheet HTML 101Page - Freescale Semiconductor, Inc MC912XDP512F0MPVR Datasheet HTML 102Page - Freescale Semiconductor, Inc MC912XDP512F0MPVR Datasheet HTML 103Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 1348 page
background image
Chapter 2 Clocks and Reset Generator (S12CRGV6)
MC9S12XDP512 Data Sheet, Rev. 2.21
Freescale Semiconductor
99
2.4.1.1.1
PLL Operation
The oscillator output clock signal (OSCCLK) is fed through the reference programmable divider and is
divided in a range of 1 to 64 (REFDV + 1) to output the REFERENCE clock. The VCO output clock,
(PLLCLK) is fed back through the programmable loop divider and is divided in a range of 2 to 128 in
increments of [2 x (SYNR + 1)] to output the FEEDBACK clock. Figure 2-16.
The phase detector then compares the FEEDBACK clock, with the REFERENCE clock. Correction pulses
are generated based on the phase difference between the two signals. The loop filter then slightly alters the
DC voltage on the external filter capacitor connected to XFC pin, based on the width and direction of the
correction pulse. The filter can make fast or slow corrections depending on its mode, as described in the
next subsection. The values of the external filter network and the reference frequency determine the speed
of the corrections and the stability of the PLL.
The minimum VCO frequency is reached with the XFC pin forced to VDDPLL. This is the self clock mode
frequency.
2.4.1.1.2
Acquisition and Tracking Modes
The lock detector compares the frequencies of the FEEDBACK clock, and the REFERENCE clock.
Therefore, the speed of the lock detector is directly proportional to the final reference frequency. The
circuit determines the mode of the PLL and the lock condition based on this comparison.
The PLL filter can be manually or automatically configured into one of two possible operating modes:
Acquisition mode
In acquisition mode, the filter can make large frequency corrections to the VCO. This mode is used
at PLL start-up or when the PLL has suffered a severe noise hit and the VCO frequency is far off
the desired frequency. When in acquisition mode, the TRACK status bit is cleared in the CRGFLG
register.
Tracking mode
In tracking mode, the filter makes only small corrections to the frequency of the VCO. PLL jitter
is much lower in tracking mode, but the response to noise is also slower. The PLL enters tracking
mode when the VCO frequency is nearly correct and the TRACK bit is set in the CRGFLG register.
The PLL can change the bandwidth or operational mode of the loop filter manually or automatically.
In automatic bandwidth control mode (AUTO = 1), the lock detector automatically switches between
acquisition and tracking modes. Automatic bandwidth control mode also is used to determine when the
PLL clock (PLLCLK) is safe to use as the source for the system and core clocks. If PLL LOCK interrupt
requests are enabled, the software can wait for an interrupt request and then check the LOCK bit. If
interrupt requests are disabled, software can poll the LOCK bit continuously (during PLL start-up, usually)
or at periodic intervals. In either case, only when the LOCK bit is set, is the PLLCLK clock safe to use as
the source for the system and core clocks. If the PLL is selected as the source for the system and core clocks
and the LOCK bit is clear, the PLL has suffered a severe noise hit and the software must take appropriate
action, depending on the application.


Número de pieza similar - MC912XDP512F0MPVR

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Freescale Semiconductor...
MC912XDP512F0MPVR FREESCALE-MC912XDP512F0MPVR Datasheet
7Mb / 1350P
   Covers, S12XD, S12XB & S12XA Families
MC912XDP512F0MPVR FREESCALE-MC912XDP512F0MPVR Datasheet
7Mb / 1348P
   MC9S12XDP512 Data Sheet
More results

Descripción similar - MC912XDP512F0MPVR

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Freescale Semiconductor...
MC9S12XEQ512MAL FREESCALE-MC9S12XEQ512MAL Datasheet
8Mb / 1324P
   HCS12X Microcontrollers
MC9S12XDT256CAL FREESCALE-MC9S12XDT256CAL Datasheet
4Mb / 1348P
   HCS12X Microcontrollers
MC9S12XEP100 FREESCALE-MC9S12XEP100_10 Datasheet
8Mb / 1324P
   HCS12X Microcontrollers
MC9S12XHZ512 FREESCALE-MC9S12XHZ512_10 Datasheet
5Mb / 978P
   HCS12X Microcontrollers
MC9S12XDP512VAG FREESCALE-MC9S12XDP512VAG Datasheet
7Mb / 1348P
   HCS12X Microcontrollers
MC9S08DZ128 FREESCALE-MC9S08DZ128 Datasheet
4Mb / 458P
   Microcontrollers
MC9S08SG8 FREESCALE-MC9S08SG8_09 Datasheet
3Mb / 316P
   Microcontrollers
M68HC05 FREESCALE-M68HC05 Datasheet
1Mb / 128P
   Microcontrollers
M68HC08 FREESCALE-M68HC08 Datasheet
2Mb / 188P
   Microcontrollers
MC9S08QD4 FREESCALE-MC9S08QD4_08 Datasheet
2Mb / 202P
   Microcontrollers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com