Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

LC66354C Datasheet(PDF) 6 Page - Sanyo Semicon Device

No. de Pieza. LC66354C
Descripción  Four-Bit Single-Chip Microcontrollers with 4, 6, and 8 KB of On-Chip ROM
Descarga  21 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  SANYO [Sanyo Semicon Device]
Página de inicio  https://www.sanyo-av.com/us/
Logo 

LC66354C Datasheet(HTML) 6 Page - Sanyo Semicon Device

Zoom Inzoom in Zoom Outzoom out
 6 / 21 page
background image
Continued from preceding page.
Note: Pull-up MOS type: The output circuit includes a MOS transistor that pulls the pin up to VDD.
CMOS output: Complementary output.
OD output: Open-drain output.
No. 5484-6/21
LC66354C, 66356C, 66358C
Pin
I/O
Overview
Output driver type
Options
State after a reset
P60/SI0
P61/SO1
P62/SCK1
P63/PIN1
PC2/VREF0
PC3/VREF1
PD0/CMP0
PD1/CMP1
PD2/CMP2
PD3/CMP3
PE0/TRA
PE1/TRB
OSC1
OSC2
RES
TEST
VDD
VSS
I/O ports P60 to P63
• Input or output in 4-bit or 1-bit units
• P60 is also used as the serial input SI1
pin.
• P61 is also used as the serial output
SO1 pin.
• P62 is also used as the serial clock
SCK1 pin.
• P63 is also used for the event count
input to timer 1.
I/O ports PC2 and PC3
• Input or output in 2-bit or 1-bit units
• PC2 is also used as the VREF0
comparator comparison voltage pin.
• PC3 is also used as the VREF1
comparator comparison voltage pin.
Dedicated input ports PD0 to PD3
• These pins can be switched in software
to function as comparator inputs.
• The comparison voltage for PD0 is
provided by VREF0.
• The comparison voltage for PD1 to PD3
is provided by VREF1.
• Pins PD0 and PD1 can be set to the
comparator function individually, but pins
PD2 and PD3 are set together.
Dedicated input ports
These pins can be switched in software to
function as three-value inputs.
System clock oscillator connections
When an external clock is used, leave
OSC2 open and connect the clock signal
to OSC1.
System reset input
When the P33/HOLD pin is at the high
level, a low level input to the RES pin will
initialize the CPU.
CPU test pin
This pin must be connected to VSS during
normal operation.
Power supply pins
I/O
I/O
I
I
I
O
I
I
• Pch: CMOS type
• Nch: Intermediate sink current
type
• Nch: +15-V handling when OD
option selected
• Pch: CMOS type
• Nch: Intermediate sink current
type
CMOS or Nch OD
output
CMOS or Nch OD
output
Use of either a ceramic
oscillator or an external
clock can be selected.
H
H
Normal input
Normal input


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn