Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADL5811 Datasheet(PDF) 4 Page - Analog Devices |
|
ADL5811 Datasheet(HTML) 4 Page - Analog Devices |
4 / 28 page ADL5811 Rev. 0 | Page 4 of 28 TIMING CHARACTERISTICS Low logic level ≤ 0.4 V, and high logic level ≥ 1.4 V. Table 2. Serial Interface Timing Parameter Limit Unit Test Conditions/Comments t1 20 ns minimum LE setup time t2 10 ns minimum DATA-to-CLK setup time t3 10 ns minimum DATA-to-CLK hold time t4 25 ns minimum CLK high duration t5 25 ns minimum CLK low duration t6 10 ns minimum CLK-to-LE setup time t7 20 ns minimum LE pulse width Timing Diagram CLK DATA LE DB23 (MSB) DB22 DB2 DB1 (CONTROL BIT C2) (CONTROL BIT C3) DB0 (LSB) (CONTROL BIT C1) t2 t3 t7 t6 t1 t4 t5 Figure 2. Timing Diagram |
Número de pieza similar - ADL5811 |
|
Descripción similar - ADL5811 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |