Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AMS73CAG01408RALJI8I Datasheet(PDF) 4 Page - Advanced Monolithic Systems Ltd

No. de pieza AMS73CAG01408RALJI8I
Descripción Electrónicos  HIGH PERFORMANCE 1Gbit DDR3 SDRAM
Download  31 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AMS [Advanced Monolithic Systems Ltd]
Página de inicio   http://www.ams-semitech.com
Logo AMS - Advanced Monolithic Systems Ltd

AMS73CAG01408RALJI8I Datasheet(HTML) 4 Page - Advanced Monolithic Systems Ltd

  AMS73CAG01408RALJI8I Datasheet HTML 1Page - Advanced Monolithic Systems Ltd AMS73CAG01408RALJI8I Datasheet HTML 2Page - Advanced Monolithic Systems Ltd AMS73CAG01408RALJI8I Datasheet HTML 3Page - Advanced Monolithic Systems Ltd AMS73CAG01408RALJI8I Datasheet HTML 4Page - Advanced Monolithic Systems Ltd AMS73CAG01408RALJI8I Datasheet HTML 5Page - Advanced Monolithic Systems Ltd AMS73CAG01408RALJI8I Datasheet HTML 6Page - Advanced Monolithic Systems Ltd AMS73CAG01408RALJI8I Datasheet HTML 7Page - Advanced Monolithic Systems Ltd AMS73CAG01408RALJI8I Datasheet HTML 8Page - Advanced Monolithic Systems Ltd AMS73CAG01408RALJI8I Datasheet HTML 9Page - Advanced Monolithic Systems Ltd Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 31 page
background image
4
AMS73CAG01808RA Rev. 1.0 December 2010
Signal Pin Description
Pin
Type
Function
CK, CK
Input
Clock: CK and CK are differential clock inputs. All address and control input signals are sampled on
the crossing of the positive edge of CK and negative edge of CK. Output (read) data is referenced to
the crossings of CK and CK
CKE
Input
Clock Enable: CKE HIGH activates, and CKE Low deactivates, internal clock signals and device input
buffers and output drivers. Taking CKE Low provides Precharge Power-Down and Self Refresh oper-
ation (all banks idle), or Active Power-Down (Row Active in any bank). CKE is asynchronous for self
refresh exit. After VREFCA has become stable during the power on and initialization sequence, it must
be maintained during all operations (including Self-Refresh). CKE must be maintained high throughout
read and write accesses. Input buffers, excluding CK, CK, ODT and CKE are disabled during power-
down. Input buffers, excluding CKE, are disabled during Self -Refresh.
CS
Input
Chip Select: All commands are masked when CS is registered HIGH. CS provides for external Rank
selection on systems with multiple Ranks. CS is considered part of the command code.
ODT
Input
On Die Termination: ODT (registered HIGH) enables termination resistance internal to the DDR3
SDRAM. When enabled, ODT is only applied to each DQ, DQS, DQS and DM/TDQS, NU/TDQS.
The ODT pin will be ignored if the Mode Register (MR1) is pro-grammed to disable ODT.
RAS, CAS, WE
Input
Command Inputs: RAS, CAS and WE (along with CS) define the command being entered.
DM
Input
Input Data Mask: DM is an input mask signal for write data. Input data is masked when DM is sampled
HIGH coinci-dent with that input data during a Write access. DM is sampled on both edges of DQS.
BA0 - BA2
Input
Bank Address Inputs: BA0 - BA2 define to which bank an Active, Read, Write or Precharge command
is being applied. Bank address also determines which mode register is to be accessed during a MRS
cycle.
A0 - A13
Input
Address Inputs: Provided the row address for Active commands and the column address for Read/
Write commands to select one location out of the memory array in the respective bank. (A10/AP and
A12/BC have additional functions, see below)The address inputs also provide the op-code during
Mode Register Set commands.
A10 / AP
Input
Autoprecharge: A10 is sampled during Read/Write commands to determine whether Autoprecharge
should be per-formed to the accessed bank after the Read/Write operation. (HIGH:Autoprecharge;
LOW: No Autoprecharge)A10 is sampled during a Precharge command to determine whether the Pre-
charge applies to one bank (A10 LOW) or all banks (A10 HIGH). if only one bank is to be precharged,
the bank is selected by bank addresses.
A12 / BC
Input
Burst Chop: A12 is sampled during Read and Write commands to determine if burst chop(on-the-fly)
will be per-formed. (HIGH : no burst chop, LOW : burst chopped). See command truth table for details.
RESET
Input
Active Low Asynchronous Reset: Reset is active when RESET is LOW, and inactive when RESET
is HIGH. RESET must be HIGH during normal operation. RESET is a CMOS rail to rail signal with DC
high and low at 80% and 20% of VDD, i.e. 1.20V for DC high and 0.30V for DC low.
DQ0 - DQ7
Input/
Output
Data Input/ Output: Bi-directional data bus.
DQS, DQS
Input/
Output
Data Strobe: Output with read data, input with write data. Edge-aligned with read data, centered in
write data. The data strobe DQS is paired with differential signal DQS to provide differential pair sig-
naling to the system during reads and writes. DDR3 SDRAM supports differential data strobe only and
does not support single-ended.
AMS73CAG01808RA


Número de pieza similar - AMS73CAG01408RALJI8I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Advanced Monolithic Sys...
AMS73XX AMS-AMS73XX Datasheet
7Mb / 6P
   Low power consumption
More results

Descripción similar - AMS73CAG01408RALJI8I

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Hynix Semiconductor
H5TQ1G43AFP HYNIX-H5TQ1G43AFP Datasheet
4Mb / 77P
   1Gb DDR3 SDRAM
H5TQ1G43TFR HYNIX-H5TQ1G43TFR Datasheet
458Kb / 31P
   1Gb DDR3 SDRAM
H5TQ1G83DFR HYNIX-H5TQ1G83DFR Datasheet
303Kb / 34P
   1Gb DDR3 SDRAM
H5TQ1G83EFR HYNIX-H5TQ1G83EFR Datasheet
598Kb / 33P
   1Gb DDR3 SDRAM
H5TQ2G43EFR HYNIX-H5TQ2G43EFR Datasheet
401Kb / 33P
   2Gb DDR3 SDRAM
H5TQ1G63DFR HYNIX-H5TQ1G63DFR Datasheet
2Mb / 172P
   1Gb DDR3 SDRAM
H5TQ2G83FFR HYNIX-H5TQ2G83FFR Datasheet
399Kb / 33P
   2Gb DDR3 SDRAM
H5TQ2G43BFR HYNIX-H5TQ2G43BFR Datasheet
513Kb / 35P
   2Gb DDR3 SDRAM
H5TQ2G43AFR HYNIX-H5TQ2G43AFR Datasheet
456Kb / 30P
   2Gb DDR3 SDRAM
H5TQ4G43AMR HYNIX-H5TQ4G43AMR Datasheet
458Kb / 30P
   4Gb DDR3 SDRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com