Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
MCM69P735ZP3R Datasheet(PDF) 1 Page - Motorola, Inc |
|
MCM69P735ZP3R Datasheet(HTML) 1 Page - Motorola, Inc |
1 / 16 page MCM69P735 1 MOTOROLA FAST SRAM Product Preview 128K x 36 Bit Pipelined BurstRAM ™ Synchronous Fast Static RAM The MCM69P735 is a 4M bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the PowerPC ™ and other high performance microprocessors. It is organized as 128K words of 36 bits each. This device integrates input registers, an output register, a 2–bit address counter, and a high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). Addresses (SA), data inputs (DQx), and all control signals except output enable (G) and linear burst order (LBO) are clock (K) controlled through positive– edge–triggered noninverting registers. Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM69P735 (burst sequence operates in linear or interleaved mode dependent upon the state of LBO) and controlled by the burst address advance (ADV) input pin. Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides increased timing flexibility for incoming signals. Synchronous byte write (SBx), synchronous global write (SGW), and synchro- nous write enable (SW) are provided to allow writes to either individual bytes or to all bytes. The four bytes are designated as “a”, “b”, “c”, and “d”. SBa controls DQa, SBb controls DQb, etc. Individual bytes are written if the selected byte writes SBx are asserted with SW. All bytes are written if either SGW is asserted or if all SBx and SW are asserted. For read cycles, pipelined SRAMs output data is temporarily stored by an edge–triggered output register and then released to the output buffers at the next rising edge of clock (K). The MCM69P735 operates from a 3.3 V core power supply and all outputs operate on a 3.3 V or 2.5 V power supply. All inputs and outputs are JEDEC stan- dard JESD8–5 compatible. • MCM69P735 Speed Options Speed tKHKH Pipelined tKHQV Setup Hold IDD Pkg 200 MHz 5 ns 2.5 ns 0.5 ns 1 ns 475 mA PBGA 180 MHz 5.5 ns 3.0 ns 0.5 ns 1 ns 450 mA PBGA 166 MHz 6 ns 3.5 ns 0.5 ns 1 ns 425 mA PBGA • 3.3 V + 10%, – 5% Core Power Supply, Operates with a 3.3 V or 2.5 V I/O Supply • ADSP, ADSC, and ADV Burst Control Pins • Selectable Burst Sequencing Order (Linear/Interleaved) • Single–Cycle Deselect Timing • Internally Self–Timed Write Cycle • Byte Write and Global Write Control • PB1 Version 2.0 Compatible • JEDEC Standard 119–Pin PBGA Package BurstRAM is a trademark of Motorola, Inc. The PowerPC name is a trademark of IBM Corp., used under license therefrom. This document contains information on a new product under development. Motorola reserves the right to change or discontinue this product without notice. Order this document by MCM69P735/D MOTOROLA SEMICONDUCTOR TECHNICAL DATA MCM69P735 ZP PACKAGE PBGA CASE 999–01 6/10/97 © Motorola, Inc. 1997 |
Número de pieza similar - MCM69P735ZP3R |
|
Descripción similar - MCM69P735ZP3R |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |