Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼
Nombre de pieza
         Descripción


CDC421A250 Datasheet(Hoja de datos) 5 Page - Texas Instruments

Click here to check the latest version.
No. de Pieza. CDC421A250
Descripción  Fully-Integrated, Fixed-Frequency, Low-Jitter Crystal Oscillator Clock Generator
Descarga  15 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

 
 5 page
background image
JITTER CHARACTERISTICS IN INPUT CLOCK MODE
CDC421Axxx
PhaseNoise
Analyzer
150 W
XIN1
XIN2
50 W
150 W
100pF
0.1pF
50 W
CDC421AXXX
www.ti.com ....................................................................................................................................................................................................... SCAS875 – MAY 2009
Jitter characterization tests are performed using an LVCMOS input signal driving the CDC421Axxx device, as
Figure 2 illustrates.
Figure 2. Jitter Test Configuration for an LVTTL Input Driving CDC421Axxx
When the CDC421Axxx is referenced by an external, clean LVCMOS input of 31.25 MHz, 33.33 MHz, and
35.4167 MHz, Table 1 to Table 7 list the measured SSB phase noise of all the outputs supported by the
CDC421Axxx device (100 MHz, 106.25 MHz, 125 MHz, 156.25 MHz, 212.5 MHz, 250 MHz, and 312.5 MHz)
from 100 Hz to 20 MHz from the carrier.
Table 1. Phase Noise Data with LVCMOS Input of 33.3333 MHz and LVPECL Output at 100.00 MHz(1)
PARAMETER
MIN
TYP
MAX
UNIT
phn100
Phase noise at 100 Hz
–111
dBc/Hz
phn1k
Phase noise at 1 kHz
–121
dBc/Hz
phn10k
Phase noise at 10 kHz
–131
dBc/Hz
phn100k
Phase noise at 100 kHz
–133
dBc/Hz
phn1M
Phase noise at 1 MHz
–142
dBc/Hz
phn10M
Phase noise at 10 MHz
–149
dBc/Hz
phn20M
Phase noise at 20 MHz
–149
dBc/Hz
JRMS
RMS jitter integrated from 12 kHz to 20 MHz
507
fs
Tj
Total jitter
35.33
ps
Dj
Deterministic jitter
11.54
ps
(1)
Phase noise specifications under following conditions: input frequency = 33.3333 MHz, output frequency = 100.00 MHz.
Table 2. Phase Noise Data with LVCMOS Input of 35.4167 MHz and LVPECL Output at 106.25 MHz(1)
PARAMETER
MIN
TYP
MAX
UNIT
phn100
Phase noise at 100 Hz
–112
dBc/Hz
phn1k
Phase noise at 1 kHz
–121
dBc/Hz
phn10k
Phase noise at 10 kHz
–125
dBc/Hz
phn100k
Phase noise at 100 kHz
–129
dBc/Hz
phn1M
Phase noise at 1 MHz
–142
dBc/Hz
phn10M
Phase noise at 10 MHz
–151
dBc/Hz
phn20M
Phase noise at 20 MHz
–151
dBc/Hz
JRMS
RMS jitter integrated from 12 kHz to 20 MHz
530
fs
Tj
Total jitter
30.39
ps
Dj
Deterministic jitter
11
ps
(1)
Phase noise specifications under following conditions: input frequency = 35.4167 MHz, output frequency = 106.25 MHz.
Copyright © 2009, Texas Instruments Incorporated
Submit Documentation Feedback
5




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15 


Datasheet Download




Enlace URL

¿ALLDATASHEET es útil para Ud.?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl