Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADC1112D125HN-C1 Datasheet(PDF) 11 Page - Integrated Device Technology

No. de pieza ADC1112D125HN-C1
Descripción Electrónicos  Dual 11-bit ADC; CMOS or LVDS DDR digital outputs
Download  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  IDT [Integrated Device Technology]
Página de inicio  http://www.idt.com
Logo IDT - Integrated Device Technology

ADC1112D125HN-C1 Datasheet(HTML) 11 Page - Integrated Device Technology

Back Button ADC1112D125HN-C1 Datasheet HTML 7Page - Integrated Device Technology ADC1112D125HN-C1 Datasheet HTML 8Page - Integrated Device Technology ADC1112D125HN-C1 Datasheet HTML 9Page - Integrated Device Technology ADC1112D125HN-C1 Datasheet HTML 10Page - Integrated Device Technology ADC1112D125HN-C1 Datasheet HTML 11Page - Integrated Device Technology ADC1112D125HN-C1 Datasheet HTML 12Page - Integrated Device Technology ADC1112D125HN-C1 Datasheet HTML 13Page - Integrated Device Technology ADC1112D125HN-C1 Datasheet HTML 14Page - Integrated Device Technology ADC1112D125HN-C1 Datasheet HTML 15Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 39 page
background image
ADC1112D125 3
© IDT 2012. All rights reserved.
Product data sheet
Rev. 03 — 2 July 2012
11 of 39
Integrated Device Technology
ADC1112D125
Dual 11-bit ADC: CMOS or LVDS DDR digital outputs
10.2 Clock and digital output timing
[1]
Typical values measured at VDDA =3V, VDDO =1.8 V, Tamb =25 C; minimum and maximum values are across the full temperature
range Tamb = 40 C to +85 C at VDDA =3 V, VDDO = 1.8 V; VINAP  VINAM = 1 dBFS; VINBP  VINBM = 1 dBFS; unless otherwise
specified.
[2]
Measured between 20 % to 80 % of VDDO.
[3]
Rise time measured from
50 mV to +50 mV; fall time measured from +50 mV to 50 mV.
Table 8.
Clock and digital output timing characteristics[1]
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
Clock timing input: pins CLKP and CLKM
fclk
clock frequency
100
-
125
MHz
tlat(data)
data latency time
-
14
-
clock
cycles
clk
clock duty cycle
DCS_EN = 1
30
50
70
%
DCS_EN = 0
45
50
55
%
td(s)
sampling delay time
-
0.8
-
ns
twake
wake-up time
-
76
-
s
CMOS mode timing: pins DA10 to DA0, DB10 to DB0 and DAV
tPD
propagation delay
DATA
-
3.9
-
ns
DAV
-
4.2
-
ns
tsu
set-up time
-
5.7
-
ns
th
hold time
-
1.4
-
ns
tr
rise time
DATA
[2] 0.5
-
2.4
ns
DAV
0.5
-
2.4
ns
tf
fall time
DATA
[2] 0.5
-
2.4
ns
LVDS DDR mode timing: pins DA9_DA10_P to LOW_DA0_P, DA9_DA10 M to LOW_DA0_M,
DB9_DB10_P to LOW_DB0_P, DB9_DB10_M to LOW_DB0_M, DAVP and DAVM
tPD
propagation delay
DATA
-
3.9
-
ns
DAV
-
4.2
-
ns
tsu
set-up time
-
1.4
-
ns
th
hold time
-
2.0
-
ns
tr
rise time
DATA
[3] 50
100
200
ps
DAV
50
100
200
ps
tf
fall time
DATA
[3] 50
100
200
ps
DAV
50
100
200
ps


Número de pieza similar - ADC1112D125HN-C1

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
NXP Semiconductors
ADC1112D125HN PHILIPS-ADC1112D125HN Datasheet
577Kb / 41P
   Dual 11-bit ADC; CMOS or LVDS DDR digital outputs
Rev. 2-3 March 2011
More results

Descripción similar - ADC1112D125HN-C1

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
NXP Semiconductors
ADC1112D125 PHILIPS-ADC1112D125 Datasheet
577Kb / 41P
   Dual 11-bit ADC; CMOS or LVDS DDR digital outputs
Rev. 2-3 March 2011
logo
Renesas Technology Corp
ADC1112D125 RENESAS-ADC1112D125 Datasheet
604Kb / 39P
   Dual 11-bit ADC; CMOS or LVDS DDR digital outputs
2 July 2012
logo
Integrated Device Techn...
ADC1115S125 IDT-ADC1115S125 Datasheet
373Kb / 36P
   Single 11-bit ADC; 125 Msps with input buffer; CMOS or LVDS DDR digital outputs
logo
NXP Semiconductors
ADC1115S125 NXP-ADC1115S125 Datasheet
278Kb / 35P
   Single 11-bit ADC; 125 Msps with input buffer; CMOS or LVDS DDR digital outputs
Rev. 01-12 April 2010
logo
Renesas Technology Corp
ADC1115S125 RENESAS-ADC1115S125 Datasheet
376Kb / 36P
   Single 11-bit ADC; 125 Msps with input buffer; CMOS or LVDS DDR digital outputs
2 July 2012
logo
NXP Semiconductors
ADC1610S125 NXP-ADC1610S125 Datasheet
182Kb / 33P
   Single 16-bit ADC 125 Msps CMOS or LVDS DDR digital outputs
Rev. 01-28 May 2009
ADC1412D065 NXP-ADC1412D065 Datasheet
295Kb / 37P
   Dual 14-bit ADC 65, 80, 105 or 125 Msps CMOS or LVDS DDR digital outputs
Rev. 02-4 June 2009
logo
Texas Instruments
ADS62P19 TI-ADS62P19 Datasheet
1Mb / 65P
[Old version datasheet]   Dual-Channel, 11-Bit, 250-MSPS ADC With DDR LVDS and Parallel CMOS Outputs
logo
NXP Semiconductors
ADC1410S065 NXP-ADC1410S065 Datasheet
287Kb / 35P
   Single 14-bit ADC 65, 80, 105 or 125 Msps CMOS or LVDS DDR digital outputs
Rev. 02-4 June 2009
logo
Integrated Device Techn...
ADC1212D IDT-ADC1212D Datasheet
668Kb / 40P
   Dual 12-bit ADC; 65 Msps, 80 Msps, 105 Msps or 125 Msps; CMOS or LVDS DDR digital outputs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com