Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD679SD Datasheet(PDF) 11 Page - Analog Devices

No. de pieza AD679SD
Descripción Electrónicos  14-Bit 128 kSPS Complete Sampling ADC
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD679SD Datasheet(HTML) 11 Page - Analog Devices

Back Button AD679SD Datasheet HTML 4Page - Analog Devices AD679SD Datasheet HTML 5Page - Analog Devices AD679SD Datasheet HTML 6Page - Analog Devices AD679SD Datasheet HTML 7Page - Analog Devices AD679SD Datasheet HTML 8Page - Analog Devices AD679SD Datasheet HTML 9Page - Analog Devices AD679SD Datasheet HTML 10Page - Analog Devices AD679SD Datasheet HTML 11Page - Analog Devices AD679SD Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 11 / 12 page
background image
AD679
REV. C
–11–
The following examples illustrate typical AD679 interface
configurations.
AD679 to TMS320C25
In Figure 9 the AD679 is mapped into the TMS320C25 I/O
space. AD679 conversions are initiated by issuing an OUT in-
struction to Port 1. EOC status and the conversion result are
read in with an IN instruction to Port 1. A single wait state is in-
serted by generating the processor READY input from IS, Port
1 and MSC. Address line A0 provides HBE decoding to select
between the high and low bytes of data. This configuration sup-
ports processor clock speeds of 20 MHz and is capable of sup-
porting processor clock speeds of 40 MHz if a NOP instruction
follows each AD679 read instruction.
Figure 9. AD679 to TMS320C25 Interface
AD679 to 80186
Figure 10 shows the AD679 interfaced to the 80186 micropro-
cessor. This interface allows the 80186’s built-in DMA control-
ler to transfer the AD679 output into a RAM based FIFO buffer
of any length, with no microprocessor intervention.
In this application the AD679 is configured in the asynchronous
mode, which allows conversions to be initiated by an external
trigger source independent of the microprocessor clock. After
each conversion, the AD679 EOC signal generates a DMA re-
quest to Channel 1 (DRQ1). The subsequent DMA READ se-
quences the high and low byte AD679 data and resets the
interrupt latch. The system designer must assign a sufficient pri-
ority to the DMA channel to ensure that the DMA request will
be serviced before the completion of the next conversion. This
configuration can be used with 6 MHz and 8 MHz 80186
processors.
Figure 10. AD679 to 80186 DMA Interface
AD679 to Analog Devices ADSP-2101
Figure 11 demonstrates the AD679 interfaced to an ADSP-2101.
With a clock frequency of 12.5 MHz, and instruction execution in
one 80 ns cycle, the digital signal processor supports the AD679
interface with one wait state.
The converter is configured to run asynchronously using a sam-
pling clock. The EOC output of the AD679 gets asserted at the
end of each conversion and causes an interrupt. Upon interrupt,
the ADSP-2101 immediately asserts its FO pin LOW. In the
following cycle, the processor starts a data memory read by pro-
viding an address on the DMA bus. The decoded address gener-
ates OE for the converter, and the high byte of the conversion
result is read over the data bus. The read operation is extended
with one wait state and thus started and completed within two
processor cycles (160 ns). Next, the ADSP-2101 asserts its FO
HIGH. This allows the processor to start reading the lower byte
of data. This read operation executes in a similar manner to the
first and is completed during the next 160 ns.
Figure 11. AD679 to ADSP-2101 Interface
AD679 to Analog Devices ADSP-2100A
Figure 12 demonstrates the AD679 interfaced to an ADSP-2100A.
With a clock frequency of 12.5 MHz, and instruction execution in
one 80 ns cycle, the digital signal processor will support theAD679
data memory interface with three hardware wait states.
The converter is configured to run asynchronously using a sam-
pling clock. The EOC output of the AD679 gets asserted at the
end of each conversion and causes an interrupt. Upon interrupt,
the ADSP-2100A immediately executes a data memory write in-
struction which asserts HBE. In the following cycle, the proces-
sor starts a data memory read (high byte read) by providing an
address on the DMA bus. The decoded address generates OE
for the converter. OE, together with logic and latch, is used to
force the ADSP-2100A into a one cycle wait state by generating
DMACK. The read operation is thus started and completed
within two processor cycles (160 ns). HBE is released during
“high byte read.” This allows the processor to read the lower
byte of data as soon as “high byte read” is complete. The low
byte read operation executes in a similar manner to the first and
is completed during the next 160 ns.
Figure 12. AD679 to ADSP-2100A Interface


Número de pieza similar - AD679SD

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD679SD AD-AD679SD Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD679SD/883B3 AD-AD679SD/883B3 Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
More results

Descripción similar - AD679SD

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD679 AD-AD679_15 Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD779 AD-AD779 Datasheet
220Kb / 12P
   14-Bit 128 kSPS Complete Sampling ADC
REV. B
AD679 AD-AD679_04 Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD679JNZ AD-AD679JNZ Datasheet
161Kb / 16P
   14-Bit 128 kSPS Complete Sampling ADC
REV. D
AD1679 AD-AD1679_15 Datasheet
4Mb / 12P
   14 BIT 100 KSPS COMPLETE SAMPLING ADC
AD678 AD-AD678_15 Datasheet
305Kb / 14P
   12-Bit 200 kSPS Complete Sampling ADC
REV. C
AD678 AD-AD678 Datasheet
311Kb / 14P
   12-Bit 200 kSPS Complete Sampling ADC
REV. C
AD7863 AD-AD7863 Datasheet
1Mb / 24P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
REV. B
AD7863 AD-AD7863_15 Datasheet
1Mb / 24P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
REV. B
AD7863 AD-AD7863_17 Datasheet
453Kb / 25P
   Simultaneous Sampling Dual 175 kSPS 14-Bit ADC
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com