Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD9822JRS Datasheet(PDF) 9 Page - Analog Devices

No. de pieza AD9822JRS
Descripción Electrónicos  Complete 14-Bit CCD/CIS Signal Processor
Download  15 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9822JRS Datasheet(HTML) 9 Page - Analog Devices

Back Button AD9822JRS Datasheet HTML 5Page - Analog Devices AD9822JRS Datasheet HTML 6Page - Analog Devices AD9822JRS Datasheet HTML 7Page - Analog Devices AD9822JRS Datasheet HTML 8Page - Analog Devices AD9822JRS Datasheet HTML 9Page - Analog Devices AD9822JRS Datasheet HTML 10Page - Analog Devices AD9822JRS Datasheet HTML 11Page - Analog Devices AD9822JRS Datasheet HTML 12Page - Analog Devices AD9822JRS Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 15 page
background image
REV. A
AD9822
–9–
FUNCTIONAL DESCRIPTION
The AD9822 can be operated in four different modes: 3-Channel
CDS Mode, 3-Channel SHA Mode, 1-Channel CDS Mode,
and 1-Channel SHA Mode. Each mode is selected by program-
ming the Configuration Register through the serial interface.
For more detail on CDS or SHA mode operation, see the
Circuit Operation section.
3-Channel CDS Mode
In 3-Channel CDS Mode, the AD9822 simultaneously samples
the red, green and blue input voltages from the CCD outputs.
The sampling points for each Correlated Double Sampler (CDS)
are controlled by CDSCLK1 and CDSCLK2 (see Figures 8 and
9). CDSCLK1’s falling edge samples the reference level of the
CCD waveform. CDSCLK2’s falling edge samples the data
level of the CCD waveform. Each CDS amplifier outputs the
difference between the CCD’s reference and data levels. Next,
the output voltage of each CDS amplifier is level-shifted by an
Offset DAC. The voltages are then scaled by the three Program-
mable Gain Amplifiers before being multiplexed through the
14-bit ADC. The ADC sequentially samples the PGA outputs
on the falling edges of ADCCLK.
The offset and gain values for the red, green and blue channels
are programmed using the serial interface. The order in which
the channels are switched through the multiplexer is selected by
programming the MUX register.
Timing for this mode is shown in Figure 1. It is recommended
that the falling edge of CDSCLK2 occur coincident with or before
the rising edge of ADCCLK, although this is not required
to satisfy the minimum timing constraints. The rising edge of
CDSCLK2 should not occur before the previous falling edge of
ADCCLK, as shown by tADC2. The output data latency is three
clock cycles.
3-Channel SHA Mode
In 3-Channel SHA Mode, the AD9822 simultaneously samples
the red, green and blue input voltages. The sampling point is
controlled by CDSCLK2. CDSCLK2’s falling edge samples the
input waveforms on each channel. The output voltages from the
three SHAs are modified by the offset DACs and then scaled by
the three PGAs. The outputs of the PGAs are then multiplexed
through the 14-bit ADC. The ADC sequentially samples the
PGA outputs on the falling edges of ADCCLK.
The input signal is sampled with respect to the voltage applied
to the OFFSET pin (see Figure 10). With the OFFSET pin
grounded, a zero volt input corresponds to the ADC’s zero-scale
output. The OFFSET pin may also be used as a coarse offset
adjust pin. A voltage applied to this pin will be subtracted from
the voltages applied to the red, green, and blue inputs in the
first amplifier stage of the AD9822. The input clamp is dis-
abled in this mode. For more information, see the Circuit
Operation section.
Timing for this mode is shown in Figure 2. CDSCLK1 should
be grounded in this mode. Although not required, it is recom-
mended that the falling edge of CDSCLK2 occur coincident
with or before the rising edge of ADCCLK. The rising edge of
CDSCLK2 should not occur before the previous falling edge of
ADCCLK, as shown by tADC2. The output data latency is three
ADCCLK cycles.
The offset and gain values for the red, green, and blue channels
are programmed using the serial interface. The order in which
the channels are switched through the multiplexer is selected by
programming the MUX register.
1-Channel CDS Mode
This mode operates in the same way as the 3-Channel CDS
mode. The difference is that the multiplexer remains fixed in
this mode, so only the channel specified in the MUX register is
processed.
Timing for this mode is shown in Figure 3.
1-Channel SHA Mode
This mode operates in the same way as the 3-Channel SHA
mode, except that the multiplexer remains stationary. Only the
channel specified in the MUX register is processed.
The input signal is sampled with respect to the voltage applied
to the OFFSET pin. With the OFFSET pin grounded, a zero
volt input corresponds to the ADC’s zero scale output. The
OFFSET pin may also be used as a coarse offset adjust pin. A
voltage applied to this pin will be subtracted from the voltages
applied to the red, green, and blue inputs in the first amplifier
stage of the AD9822. The input clamp is disabled in this mode.
For more information, see the Circuit Operation section.
Timing for this mode is shown in Figure 4. CDSCLK1 should
be grounded in this mode of operation.


Número de pieza similar - AD9822JRS

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9822JRS AD-AD9822JRS Datasheet
474Kb / 20P
   Complete 14-Bit CCD/CIS Signal Processor
REV. B
AD9822JRSRL AD-AD9822JRSRL Datasheet
474Kb / 20P
   Complete 14-Bit CCD/CIS Signal Processor
REV. B
AD9822JRSZ AD-AD9822JRSZ Datasheet
474Kb / 20P
   Complete 14-Bit CCD/CIS Signal Processor
REV. B
AD9822JRSZRL AD-AD9822JRSZRL Datasheet
474Kb / 20P
   Complete 14-Bit CCD/CIS Signal Processor
REV. B
More results

Descripción similar - AD9822JRS

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9814 AD-AD9814 Datasheet
160Kb / 15P
   Complete 14-Bit CCD/CIS Signal Processor
REV. 0
AD9814 AD-AD9814_15 Datasheet
163Kb / 15P
   Complete 14-Bit CCD/CIS Signal Processor
REV. 0
AD9822 AD-AD9822_15 Datasheet
474Kb / 20P
   Complete 14-Bit CCD/CIS Signal Processor
REV. B
AD9822JRZ AD-AD9822JRZ Datasheet
474Kb / 20P
   Complete 14-Bit CCD/CIS Signal Processor
REV. B
AD9814S AD-AD9814S Datasheet
121Kb / 7P
   14-Bit CCD/CIS Signal Processor
REV. D
AD9814S AD-AD9814S_17 Datasheet
105Kb / 8P
   14-Bit CCD/CIS Signal Processor
AD80066 AD-AD80066_15 Datasheet
388Kb / 20P
   Complete 16-Bit CCD/CIS Signal Processor
AD80066 AD-AD80066 Datasheet
427Kb / 20P
   Complete 16-Bit CCD/CIS Signal Processor
REV. A
logo
Holtek Semiconductor In...
HT82V14 HOLTEK-HT82V14 Datasheet
115Kb / 12P
   14-Bit CCD/CIS Analog Signal Processor
logo
Texas Instruments
VSP3100 TI1-VSP3100_14 Datasheet
1Mb / 6P
[Old version datasheet]   14-Bit, 10MHz CCD/CIS SIGNAL PROCESSOR
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com