www.fairchildsemi.com

4

Skew

(SOIC Package)

Note 12: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase

(i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)

Note 13: These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load

capacitors in the standard AC load.

Note 14: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device.

to

Note 15: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all

the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.

tested.

Capacitance

Symbol

Parameter

Units

8 Outputs Switching

8 Outputs Switching

(Note 12)

(Note 13)

Max

Max

Pin to Pin Skew

1.3

2.3

ns

(Note 14)

HL Transitions

Pin to Pin Skew

1.0

1.8

ns

(Note 14)

LH Transitions

Duty Cycle

2.0

5.0

ns

(Note 15)

LH–HL Skew

Pin to Pin Skew

2.0

5.0

ns

(Note 14)

LH/HL Transitions

Device to Device Skew

2.0

5.0

ns

(Note 16)

LH/HL Transitions

Symbol

Parameter

Typ

Units

Conditions

Input Capacitance

5.0

pF

Output Capacitance

9.0

pF