Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

74VCX16839 Datasheet(PDF) 5 Page - Fairchild Semiconductor

No. de Pieza. 74VCX16839
Descripción  Low Voltage 20-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs and Outputs
Descarga  7 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  FAIRCHILD [Fairchild Semiconductor]
Página de inicio  http://www.fairchildsemi.com
Logo 

74VCX16839 Datasheet(HTML) 5 Page - Fairchild Semiconductor

   
Zoom Inzoom in Zoom Outzoom out
 5 / 7 page
background image
5
www.fairchildsemi.com
AC Electrical Characteristics VCX16839 (Note 8)
Note 8: For CL = 50 PF, add approximately 300 ps to the AC maximum specification.
Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The
specification applies to any outputs switching in the same direction, either HIGH-to-LOW (tOSHL) or LOW-to-HIGH (tOSLH).
Extended AC Electrical Characteristics (Note 10)
Note 10: This parameter is guaranteed by characterization but not tested.
Dynamic Switching Characteristics
Capacitance
Symbol
Parameter
TA = −40°C to +85°C, CL = 30 pF, RL = 500Ω
Units
VCC = 3.3V ± 0.3V
VCC = 2.5V ± 0.2V
VCC = 1.8V ± 0.15V
Min
Max
Min
Max
Min
Max
fMAX
Maximum Clock Frequency
250
200
100
MHz
tPHL
Propagation Delay In to On
0.8
2.5
1.0
3.5
1.5
7.0
ns
tPLH
(REGE
= 0)
tPHL
Propagation Delay CLK to On
0.8
3.2
1.0
4.4
1.5
8.8
ns
tPLH
(REGE
= 1)
tPHL, tPLH
Propagation Delay REGE to On
0.8
4.0
1.0
5.0
1.5
9.8
ns
tPZL, tPZH
Output Enable Time
0.8
3.8
1.0
4.9
1.5
9.8
ns
tPLZ, tPHZ
Output Disable Time
0.8
3.7
1.0
4.2
1.5
7.6
ns
tS
Setup Time
1.0
1.0
2.5
ns
tH
Hold Time
0.7
0.7
1.0
ns
tW
Pulse Width
1.5
1.5
4.0
ns
tOSHL
Output to Output Skew
0.5
0.5
0.75
ns
tOSLH
(Note 9)
Symbol
Parameter
TA = −0°C to +85°C, RL = 500Ω VCC = 3.3V ± 0.3V
Units
CL = 50 pF
Min
Max
tPHL, tPLH
Propagation Delay In to On (REGE = 0)
1.0
2.8
ns
tPHL, tPLH
Propagation Delay CLK to On (REGE = 1)
1.4
3.5
ns
tPHL, tPLH
Propagation Delay REGE to On
1.0
4.3
ns
tPZL, tPZH
Output Enable Time
1.0
4.1
ns
tPLZ, tPHZ
Output Disable Time
1.0
4.0
ns
tS
Setup Time
1.0
ns
tH
Hold Time
0.7
ns
Symbol
Parameter
Conditions
VCC
(V)
TA = +25°C
Units
Typical
VOLP
Quiet Output Dynamic Peak VOL
CL = 30 pF, VIH = VCC, VIL = 0V
1.8
0.25
V
2.5
0.6
3.3
0.8
VOLV
Quiet Output Dynamic Valley VOL
CL = 30 pF, VIH = VCC, VIL = 0V
1.8
−0.25
V
2.5
−0.6
3.3
−0.8
VOHV
Quiet Output Dynamic Valley VOH
CL = 30 pF, VIH = VCC, VIL = 0V
1.8
1.5
V
2.5
1.9
3.3
2.2
Symbol
Parameter
Conditions
TA = +25°C
Units
Typical
CIN
Input Capacitance
VCC = 1.8V, 2.5V or 3.3V, VI = 0V or VCC
6pF
COUT
Output Capacitance
VI = 0V or VCC, VCC = 1.8V, 2.5V or 3.3V
7
pF
CPD
Power Dissipation Capacitance
VI = 0V or VCC, f = 10 MHz,
20
pF
VCC = 1.8V, 2.5V or 3.3V


Html Pages

1  2  3  4  5  6  7 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn