Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

LCMXO2-1200ZE-2TG100C Datasheet(PDF) 9 Page - Lattice Semiconductor

No. de pieza LCMXO2-1200ZE-2TG100C
Descripción Electrónicos  MachXO2??Family Data Sheet
Download  106 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  LATTICE [Lattice Semiconductor]
Página de inicio  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LCMXO2-1200ZE-2TG100C Datasheet(HTML) 9 Page - Lattice Semiconductor

Back Button LCMXO2-1200ZE-2TG100C Datasheet HTML 5Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 6Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 7Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 8Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 9Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 10Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 11Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 12Page - Lattice Semiconductor LCMXO2-1200ZE-2TG100C Datasheet HTML 13Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 106 page
background image
2-5
Architecture
MachXO2 Family Data Sheet
Ripple mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this con-
figuration (also referred to as CCU2 mode) two additional signals, Carry Generate and Carry Propagate, are gener-
ated on a per-slice basis to allow fast arithmetic functions to be constructed by concatenating slices.
RAM Mode
In this mode, a 16x4-bit distributed single port RAM (SPR) can be constructed by using each LUT block in Slice 0
and Slice 1 as a 16x1-bit memory. Slice 2 is used to provide memory address and control signals. A 16x2-bit
Pseudo Dual Port RAM (PDPR) memory is created by using one slice as the read-write port and the other compan-
ion slice as the read-only port.
MachXO2 devices support distributed memory initialization.
The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the soft-
ware will construct these using distributed memory primitives that represent the capabilities of the PFU. Table 2-3
shows the number of slices required to implement different distributed RAM primitives. For more information about
using RAM in MachXO2 devices, please see TN1201, Memory Usage Guide for MachXO2 Devices.
Table 2-3. Number of Slices Required For Implementing Distributed RAM
ROM Mode
ROM mode uses the LUT logic; hence, slices 0-3 can be used in ROM mode. Preloading is accomplished through
the programming interface during PFU configuration.
For more information on the RAM and ROM modes, please refer to TN1201, Memory Usage Guide for MachXO2
Devices.
Routing
There are many resources provided in the MachXO2 devices to route signals individually or as buses with related
control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) seg-
ments.
The inter-PFU connections are made with three different types of routing resources: x1 (spans two PFUs), x2
(spans three PFUs) and x6 (spans seven PFUs). The x1, x2, and x6 connections provide fast and efficient connec-
tions in the horizontal and vertical directions.
The design tools take the output of the synthesis tool and places and routes the design. Generally, the place and
route tool is completely automatic, although an interactive routing editor is available to optimize the design.
Clock/Control Distribution Network
Each MachXO2 device has eight clock inputs (PCLK [T, C] [Banknum]_[2..0]) – three pins on the left side, two pins
each on the bottom and top sides and one pin on the right side. These clock inputs drive the clock nets. These
eight inputs can be differential or single-ended and may be used as general purpose I/O if they are not used to
drive the clock nets. When using a single ended clock input, only the PCLKT input can drive the clock tree directly.
The MachXO2 architecture has three types of clocking resources: edge clocks, primary clocks and secondary high
fanout nets. MachXO2-640U, MachXO2-1200/U and higher density devices have two edge clocks each on the top
and bottom edges. Lower density devices have no edge clocks. Edge clocks are used to clock I/O registers and
have low injection time and skew. Edge clock inputs are from PLL outputs, primary clock pads, edge clock bridge
outputs and CIB sources.
SPR 16x4
PDPR 16x4
Number of slices
3
3
Note: SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM


Número de pieza similar - LCMXO2-1200ZE-2TG100C

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Lattice Semiconductor
LCMXO2-1200ZE-2TG100C LATTICE-LCMXO2-1200ZE-2TG100C Datasheet
5Mb / 122P
   MachXO2 Family Data Sheet
2010-2022
LCMXO2-1200ZE-2TG100CR1 LATTICE-LCMXO2-1200ZE-2TG100CR1 Datasheet
5Mb / 122P
   MachXO2 Family Data Sheet
2010-2022
More results

Descripción similar - LCMXO2-1200ZE-2TG100C

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Lattice Semiconductor
LCMXO2-7000HC-6TG144C LATTICE-LCMXO2-7000HC-6TG144C Datasheet
5Mb / 122P
   MachXO2 Family Data Sheet
2010-2022
MACHXO LATTICE-MACHXO Datasheet
942Kb / 95P
   MachXO Family Data Sheet
logo
Microchip Technology
PIC24FJ192GA110-I MICROCHIP-PIC24FJ192GA110-I Datasheet
2Mb / 330P
   PIC24FJ256GA110 Family Data Sheet
08/04/10
logo
Freescale Semiconductor...
MC68711E20CFNE2 FREESCALE-MC68711E20CFNE2 Datasheet
1Mb / 242P
   M68HC11E Family Data Sheet
logo
Lattice Semiconductor
XP2 LATTICE-XP2 Datasheet
1Mb / 92P
   LatticeXP2 Family Data Sheet
logo
Cree, Inc
XLAMPMCE CREE-XLAMPMCE Datasheet
1Mb / 14P
   Product family data sheet
logo
Microchip Technology
PIC18F66K22-I MICROCHIP-PIC18F66K22-I Datasheet
4Mb / 550P
   PIC18F87K22 Family Data Sheet
05/02/11
logo
Lattice Semiconductor
LFXP LATTICE-LFXP Datasheet
788Kb / 130P
   LatticeXP Family Data Sheet
logo
Freescale Semiconductor...
K10P144M100SF2 FREESCALE-K10P144M100SF2 Datasheet
989Kb / 66P
   K10 Sub-Family Data Sheet
K10P81M100SF2 FREESCALE-K10P81M100SF2 Datasheet
865Kb / 60P
   K10 Sub-Family Data Sheet
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com