Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD977ACR Datasheet(PDF) 10 Page - Analog Devices

No. de pieza AD977ACR
Descripción Electrónicos  16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD977ACR Datasheet(HTML) 10 Page - Analog Devices

Back Button AD977ACR Datasheet HTML 6Page - Analog Devices AD977ACR Datasheet HTML 7Page - Analog Devices AD977ACR Datasheet HTML 8Page - Analog Devices AD977ACR Datasheet HTML 9Page - Analog Devices AD977ACR Datasheet HTML 10Page - Analog Devices AD977ACR Datasheet HTML 11Page - Analog Devices AD977ACR Datasheet HTML 12Page - Analog Devices AD977ACR Datasheet HTML 13Page - Analog Devices AD977ACR Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 24 page
background image
AD977/AD977A
–10–
REV. D
EXTERNAL DISCONTINUOUS CLOCK DATA READ
DURING CONVERSION NO SYNC OUTPUT
GENERATED
Figure 5 illustrates the method by which data from conversion
“n-1” can be read during conversion “n” while using a discon-
tinuous external clock, without the generation of a SYNC out-
put. After a conversion is initiated, indicated by
BUSY going
low, the result of the previous conversion can be read while
CS
is low and R/
C is high. In this mode CS can be tied low. The
MSB will be valid on the 1st falling edge and the 2nd rising
edge of DATACLK. The LSB will be valid on the 16th falling
edge and the 17th rising edge of DATACLK. A minimum of 16
clock pulses are required for DATACLK if the receiving device
will be latching data on the falling edge of DATACLK. A mini-
mum of 17 clock pulses are required for DATACLK if the
receiving device will be latching data on the rising edge of
DATACLK. Approximately 40 ns after the 17th rising edge of
DATACLK (if provided) the DATA output pin will reflect the
state of the TAG input pin during the first rising edge of
DATACLK.
For both the AD977 and the AD977A the data should be
clocked out during the first half of
BUSY so not to degrade
conversion performance. For the AD977 this requires use of a
4.8 MHz DATACLK or greater with data being read out as
soon as the conversion process begins. For the AD977A it
requires use of a 10 MHz DATACLK or greater.
It is not recommended that data be shifted through the TAG
input in this mode as it will certainly result in clocking of data
during the second half of the conversion.
EXTERNAL DISCONTINUOUS CLOCK DATA READ
AFTER CONVERSION WITH SYNC OUTPUT GENERATED
Figure 6 illustrates the method by which data from conversion
“n” can be read after the conversion is complete using a discon-
tinuous external clock, with the generation of a SYNC output.
What permits the generation of a SYNC output is a transition of
DATACLK while either
CS is high or while both CS and R/C
are low. After a conversion is complete, indicated by
BUSY
returning high, the result of that conversion can be read while
CS is Low and R/C is high. In this mode CS can be tied low. In
Figure 6 clock pulse #0 is used to enable the generation of a
SYNC pulse. The SYNC pulse is actually clocked out approxi-
mately 40 ns after the rising edge of clock pulse #1. The SYNC
pulse will be valid on the falling edge of clock pulse #1 and the
rising edge of clock pulse #2. The MSB will be valid on the
falling edge of clock pulse #2 and the rising edge of clock pulse
#3. The LSB will be valid on the falling edge of clock pulse #17
and the rising edge of clock pulse #18. Approximately 40 ns
after the rising edge of clock pulse #18 the DATA output pin
will reflect the state of the TAG input pin during the rising edge
of clock pulse #2. The advantage of this method of reading data
is that it is not being clocked out during a conversion and there-
fore conversion performance is not degraded.
When reading data after the conversion is complete, with the
highest frequency permitted for DATACLK (15.15 MHz),
and with the AD977A, the maximum possible throughput is
approximately 195 kHz and not the rated 200 kHz.
For details on use of the TAG input with this mode see the Use
of the TAG Input section.
R/C
BUSY
EXT
DATACLK
t13
t15
BIT 15
(MSB)
BIT 14
12
DATA
SYNC
t14
t12
015
16
t22
BIT 0
(LSB)
t18
t1
t21
t2
t18
t20
Figure 5. Conversion and Read Timing for Reading Previous Conversion Results During A Conversion Using External
Discontinuous Data Clock (EXT/
INT Set to Logic High, CS Set to Logic Low)


Número de pieza similar - AD977ACR

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD977ACR AD-AD977ACR Datasheet
266Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ACR AD-AD977ACR Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ACR AD-AD977ACR Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ACR AD-AD977ACR Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ACR AD-AD977ACR Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
More results

Descripción similar - AD977ACR

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD977BRZ AD-AD977BRZ Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ARZ AD-AD977ARZ Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977 AD-AD977_15 Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977A AD-AD977A_15 Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977 AD-AD977 Datasheet
266Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977 AD-AD977 Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ABRZ AD-AD977ABRZ Datasheet
269Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD977ANZ AD-AD977ANZ Datasheet
284Kb / 24P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converter
REV. D
AD976 AD-AD976_15 Datasheet
183Kb / 16P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters
REV. C
AD976ABRZ AD-AD976ABRZ Datasheet
183Kb / 16P
   16-Bit, 100 kSPS/200 kSPS BiCMOS A/D Converters
REV. C
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com