Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

ADM691AARN-REEL7 Datasheet(PDF) 11 Page - Analog Devices

No. de Pieza. ADM691AARN-REEL7
Descripción  Microprocessor Supervisory Circuits
Descarga  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo 

ADM691AARN-REEL7 Datasheet(HTML) 11 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 11 / 12 page
background image
ADM691A/ADM693A/ADM800L/M
–11–
REV. 0
RAM Write Protection
The CEOUT line drives the Chip Select inputs of the CMOS
RAM. CEOUT follows CEIN as long as VCC is above the reset
threshold. If VCC falls below the reset threshold, CEOUT goes
high, independent of the logic level at CEIN. This prevents the
microprocessor from writing erroneous data into RAM during
power-up, power-down, brownouts and momentary power in-
terruptions. The LOW LINE output goes low when VCC falls
below the reset threshold.
Watchdog Timer
The microprocessor drives the WATCHDOG INPUT (WDI)
with an I/O line. When OSC IN and OSC SEL are uncon-
nected, the microprocessor must toggle the WDI pin once every
1.6 seconds to verify proper software execution. If a hardware or
software failure occurs such that WDI not toggled a 200 ms
RESET
pulse will be generated after 1.6 seconds. This typi-
cally restarts the microprocessor’s power-up routine. A new
RESET
pulse is issued every 1.6 seconds until WDI is again
strobed.
The WATCHDOG OUTPUT (WDO) goes low if the watch-
dog timer is not serviced within its timeout period. Once WDO
goes low it remains low until a transition occurs at WDI. The
watchdog timer feature can be disabled by leaving WDI uncon-
nected. OSC IN and OSC SEL also allow other watchdog tim-
ing options.
RESET
also goes low if the Watchdog Timer is enabled and
WDI remains either high or low for longer than the watchdog
timeout period.
The RESET output has an internal 1.6 mA pullup, and can ei-
ther connect to an open collector RESET bus or directly drive a
CMOS gate without an external pullup resistor.
3V
BATTERY
0.1µF
0.1µF
OSC IN
OSC SEL
GND
PFI
NC
0.1µF
RESET
WDO
LOW LINE
SYSTEM STATUS
INDICATORS
RESET
PFO
WDI
CEIN
CEOUT
VBATT
R2
R1
CMOS
RAM
ADDRESS
DECODE
INPUT POWER
+5V
VCC
BATT
ON
VOUT
A0–A15
I/O LINE
NMI
RESET
µP
ADM691A
ADM693A
ADM800L
ADM800M
Figure 24. Typical Application Circuit


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn