Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

ADS8382 Datasheet(PDF) 16 Page - Texas Instruments

Click here to check the latest version.
No. de pieza ADS8382
Descripción Electrónicos  600-kHz Sample Rate, 짹1.25 LSB Typ, 짹3 LSB Max INL, 18-Bit NMC Ensured Over Temperature
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI - Texas Instruments

ADS8382 Datasheet(HTML) 16 Page - Texas Instruments

Back Button ADS8382 Datasheet HTML 12Page - Texas Instruments ADS8382 Datasheet HTML 13Page - Texas Instruments ADS8382 Datasheet HTML 14Page - Texas Instruments ADS8382 Datasheet HTML 15Page - Texas Instruments ADS8382 Datasheet HTML 16Page - Texas Instruments ADS8382 Datasheet HTML 17Page - Texas Instruments ADS8382 Datasheet HTML 18Page - Texas Instruments ADS8382 Datasheet HTML 19Page - Texas Instruments ADS8382 Datasheet HTML 20Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 36 page
background image
www.ti.com
D
Q
LATCH
LATCH
CONVST
CS
CONVST_QUAL
TIMING DIAGRAMS
BUSY
BUSY
BUSY
CONVST_QUAL
tquiet1
tquiet2
tquiet3
Quiet Zones
tsu2
th2
CS
No Read Zone (CS Initiated)
tsu3
th8
CS
FS
No Read Zone (FS Initiated)
CONVERSION AND SAMPLING
ADS8382
SLAS416B – JUNE 2004 – REVISED NOVEMBER 2004
Figure 41. Relationship Between CONVST_QUAL, CS, and CONVST
In the following descriptions, the signal CONVST_QUAL represents CONVST latched by a low value on CS (see
Figure 41).
To avoid performance degradation, there are three quiet zones to be observed (tquiet1 and tquiet2 are zones before
and after the falling edge of CONVST_QUAL while tquiet3 is a time zone before the falling edge of BUSY) where
there should be no I/O activities. Interface control signals, including the serial clock should remain steady. Typical
degradation in performance if these quiet zones are not observed is depicted in the specifications section.
To avoid data loss a read operation should not start around the BUSY falling edge. This is constrained by tsu2,
tsu3, th2, and th8.
Figure 42. Quiet Zones and No-Read Zones
1. Convert start command:
The device enters the conversion phase from the sampling phase when a falling edge is detected on
CONVST_QUAL. This is shown in Figure 43, Figure 44, and Figure 45.
2. Sample (acquisition) start command:
The device starts sampling from the wait/nap state or at the end of a conversion if CONVST is detected as
high and CS as low. This is shown in Figure 43, Figure 44, and Figure 45.
Maintaining this condition (holding CS low) when the device has just finished a conversion (as shown in
Figure 43) takes the device immediately into the sampling phase after the conversion phase (back-to-back
conversion) and hence achieves the maximum throughput. Otherwise, the device enters the wait state or the
nap state.
16


Número de pieza similar - ADS8382

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Burr-Brown (TI)
ADS8382 BURR-BROWN-ADS8382 Datasheet
782Kb / 29P
   16-BIT, 600-kHz, PSEUDO-DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH SERIAL INTERFACE AND REFERENCE
ADS8382 BURR-BROWN-ADS8382 Datasheet
1Mb / 30P
   16-BIT, 1-MSPS, PSEUDO-BIPOLAR, FULLY DIFFERENTIAL INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH PARALLEL INTERFACE, REFERENCE
logo
Texas Instruments
ADS8382IBRHPT TI1-ADS8382IBRHPT Datasheet
1Mb / 36P
[Old version datasheet]   18-BIT, 600-kHz, FULLY DIFFERENTIAL PSEUDO-BIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH SERIAL INTERFACE AND REFERENCE
ADS8382IBRHPTG4 TI1-ADS8382IBRHPTG4 Datasheet
1Mb / 36P
[Old version datasheet]   18-BIT, 600-kHz, FULLY DIFFERENTIAL PSEUDO-BIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH SERIAL INTERFACE AND REFERENCE
ADS8382IRHPT TI1-ADS8382IRHPT Datasheet
1Mb / 36P
[Old version datasheet]   18-BIT, 600-kHz, FULLY DIFFERENTIAL PSEUDO-BIPOLAR INPUT, MICROPOWER SAMPLING ANALOG-TO-DIGITAL CONVERTER WITH SERIAL INTERFACE AND REFERENCE
More results

Descripción similar - ADS8382

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD5780 AD-AD5780 Datasheet
599Kb / 28P
   System Ready, 18-Bit 짹1 LSB INL
REV. C
AD5781 AD-AD5781 Datasheet
854Kb / 28P
   True 18-Bit, Voltage Output DAC 짹0.5 LSB INL, 짹0.5 LSB DNL
REV. D
AD7676 AD-AD7676_17 Datasheet
389Kb / 21P
   16-Bit, 1 LSB INL
AD7690 AD-AD7690_15 Datasheet
587Kb / 24P
   18-Bit, 1.5 LSB INL, 400 kSPS PulSAR
REV. C
AD7691 AD-AD7691_15 Datasheet
693Kb / 28P
   18-Bit, 1.5 LSB INL, 250 kSPS PulSAR
REV. D
AD7674 AD-AD7674_15 Datasheet
1,012Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
REV. A
AD7674ACP AD-AD7674ACP Datasheet
983Kb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
Rev. A
AD7679 AD-AD7679 Datasheet
556Kb / 28P
   18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC
REV. 0
AD7674 AD-AD7674_17 Datasheet
587Kb / 29P
   18-Bit, 2.5 LSB INL, 800 kSPS, SAR ADC
AD7674 AD-AD7674 Datasheet
1Mb / 28P
   18-Bit, 2.5 LSB INL, 800 kSPS SAR ADC
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com