 |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
|
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADG429TQ Datasheet(PDF) 5 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
ADG429TQ Datasheet(HTML) 5 Page - Analog Devices |
|
|
5 / 12 page  REV. C ADG428/ADG429 –5– ADG428 Truth Table A2 A1 A0 EN WR RS ON SWITCH Latching XXXX g 1 Maintains Previous Switch Condition Reset XXXXX0 NONE (Latches Cleared) Transparent Operation X X X 0 0 1 NONE 000101 1 001101 2 010101 3 011101 4 100101 5 101101 6 110101 7 111101 8 ADG429 Truth Table A1 A0 EN WR RS ON SWITCH PAIR Latching XXX g 1 Maintains Previous Switch Condition Reset XXXX0 NONE (Latches Cleared) Transparent Operation X X 0 0 1 NONE 001011 011012 101013 111014 TERMINOLOGY VDD Most positive power supply potential. VSS Most negative power supply potential in dual supplies. In single supply applications, it may be connected to ground. GND Ground (0 V) reference. RON Ohmic resistance between D and S. ∆R ON Difference between the RON of any two channels. IS (OFF) Source leakage current when the switch is off. ID (OFF) Drain leakage current when the switch is off. ID, IS (ON) Channel leakage current when the switch is on. VD (VS) Analog voltage on terminals D, S. CS (OFF) Channel input capacitance for “OFF” condition. CD (OFF) Channel output capacitance for “OFF” condition. CD, CS (ON) “ON” switch capacitance. CIN Digital input capacitance. tON (EN) Delay time between the 50% and 90% points of the digital input and switch “ON” condition. tOFF (EN) Delay time between the 50% and 90% points of the digital input and switch “OFF” condition. tTRANSITlON Delay time between the 50% and 90% points of the digital inputs and the switch “ON” condition when switching from one address state to another. tOPEN “OFF” time measured between 80% points of both switches when switching from one address state to another. VINL Maximum input voltage for Logic “0.” VINH Minimum input voltage for Logic “1.” IINL (IINH) Input current of the digital input. Crosstalk A measure of unwanted signal which is coupled through from one channel to another as a result of parasitic capacitance. Off Isolation A measure of unwanted signal coupling through an “OFF” channel. Charge A measure of the glitch impulse transferred Injection from the digital input to the analog output during switching. IDD Positive supply current. ISS Negative supply current. |
Número de pieza similar - ADG429TQ |
|
Descripción similar - ADG429TQ |
|
|
|
Enlace URL |
| Política de Privacidad |
| ALLDATASHEET.ES |
| ¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Spanish ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
