Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD7789BRMZ-REEL Datasheet(PDF) 6 Page - Analog Devices

No. de pieza AD7789BRMZ-REEL
Descripción Electrónicos  Low Power, 16-/24-Bit, Sigma-Delta ADCs
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD7789BRMZ-REEL Datasheet(HTML) 6 Page - Analog Devices

Back Button AD7789BRMZ-REEL Datasheet HTML 2Page - Analog Devices AD7789BRMZ-REEL Datasheet HTML 3Page - Analog Devices AD7789BRMZ-REEL Datasheet HTML 4Page - Analog Devices AD7789BRMZ-REEL Datasheet HTML 5Page - Analog Devices AD7789BRMZ-REEL Datasheet HTML 6Page - Analog Devices AD7789BRMZ-REEL Datasheet HTML 7Page - Analog Devices AD7789BRMZ-REEL Datasheet HTML 8Page - Analog Devices AD7789BRMZ-REEL Datasheet HTML 9Page - Analog Devices AD7789BRMZ-REEL Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 20 page
background image
AD7788/AD7789
Rev. B | Page 6 of 20
TIMING CHARACTERISTICS
VDD = 2.5 V to 5.25 V (AD7788B and AD7789); VDD = 2.7 V to 5.25 V (AD7788A); GND = 0 V; REFIN(+) = 2.5 V; REFIN(−) = GND;
Input Logic 0 = 0 V; Input Logic 1 = VDD, unless otherwise noted.
Table 4.
Parameter1, 2
Limit at TMIN, TMAX (B Version)
Unit
Description
t3
100
ns min
SCLK high pulse width
t4
100
ns min
SCLK low pulse width
Read Operation
t1
0
ns min
CS falling edge to DOUT/RDY active time
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t23
0
ns min
SCLK active edge to data valid delay4
60
ns max
VDD = 4.75 V to 5.25 V
80
ns max
VDD = 2.7 V to 3.6 V
t55, 6
10
ns min
Bus relinquish time after CS inactive edge
80
ns max
t6
0
ns min
SCLK inactive edge to CS inactive edge
t7
10
ns min
SCLK inactive edge to DOUT/RDY high
Write Operation
t8
0
ns min
CS falling edge to SCLK active edge setup time4
t9
30
ns min
Data valid to SCLK edge setup time
t10
25
ns min
Data valid to SCLK edge hold time
t11
0
ns min
CS rising edge to SCLK edge hold time
1 Sample tested during initial release to ensure compliance. All input signals are specified with tR = tF = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.6 V.
2 See Figure 3 and Figure 4.
3 These numbers are measured with the load circuit of, and defined as, the time required for the output to cross the VOL or VOH limits.
4 SCLK active edge is the falling edge of SCLK.
5 These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 2. The measured number is then
extrapolated back to remove the effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the Timing Characteristics are the true
bus relinquish times of the part and, as such, are independent of external bus loading capacitances.
6
RDY returns high after a read of the ADC. In single-conversion mode and continuous-conversion mode, the same data can be read again, if required, while RDY is high,
although care should be taken to ensure that subsequent reads do not occur close to the next output update. In continuous read mode, the digital word can be read
only once.


Número de pieza similar - AD7789BRMZ-REEL

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7789 AD-AD7789_15 Datasheet
382Kb / 20P
   Low Power, 16-/24-Bit, Sigma-Delta ADCs
REV. B
More results

Descripción similar - AD7789BRMZ-REEL

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7789 AD-AD7789_15 Datasheet
382Kb / 20P
   Low Power, 16-/24-Bit, Sigma-Delta ADCs
REV. B
AD7788 AD-AD7788_15 Datasheet
382Kb / 20P
   Low Power, 16-/24-Bit, Sigma-Delta ADCs
REV. B
logo
Maxim Integrated Produc...
MAX1415 MAXIM-MAX1415_05 Datasheet
574Kb / 36P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
Rev 1; 12/05
MAX1415 MAXIM-MAX1415_V01 Datasheet
1Mb / 35P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
2015
MAX1415 MAXIM-MAX1415 Datasheet
669Kb / 36P
   16-Bit, Low-Power, 2-Channel, Sigma-Delta ADCs
Rev 0; 1/04
logo
Analog Devices
AD7796 AD-AD7796_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
AD7797 AD-AD7797_15 Datasheet
561Kb / 24P
   Low Power, 16-/24-Bit Sigma-Delta ADC
REV. A
logo
Maxim Integrated Produc...
MAX11040K MAXIM-MAX11040K Datasheet
505Kb / 35P
   24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs
Rev 1; 4/11
MAX11040K_1111 MAXIM-MAX11040K_1111 Datasheet
650Kb / 35P
   24-/16-Bit, 4-Channel, Simultaneous-Sampling, Cascadable, Sigma-Delta ADCs
Rev 2; 11/11
MAX11200 MAXIM-MAX11200_12 Datasheet
1Mb / 27P
   24-Bit, Single-Channel, Ultra-Low-Power, Delta-Sigma ADCs with GPIO
Rev 1; 10/12
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com