Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD7710ARZ Datasheet(PDF) 8 Page - Analog Devices

No. de pieza AD7710ARZ
Descripción Electrónicos  Signal Conditioning ADC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD7710ARZ Datasheet(HTML) 8 Page - Analog Devices

Back Button AD7710ARZ Datasheet HTML 4Page - Analog Devices AD7710ARZ Datasheet HTML 5Page - Analog Devices AD7710ARZ Datasheet HTML 6Page - Analog Devices AD7710ARZ Datasheet HTML 7Page - Analog Devices AD7710ARZ Datasheet HTML 8Page - Analog Devices AD7710ARZ Datasheet HTML 9Page - Analog Devices AD7710ARZ Datasheet HTML 10Page - Analog Devices AD7710ARZ Datasheet HTML 11Page - Analog Devices AD7710ARZ Datasheet HTML 12Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 32 page
background image
REV. G
–8–
AD7710
Pin
Mnemonic
Function
19
TFS
Transmit Frame Synchronization. Active low logic input used to write serial data to the device with serial data
expected after the falling edge of this pulse. In the self-clocking mode, the serial clock becomes active after
TFS goes low. In the external clocking mode, TFS must go low before the first bit of the data-word is written
to the part.
20
RFS
Receive Frame Synchronization. Active low logic input used to access serial data from the device. In the
self-clocking mode, the SCLK and SDATA lines both become active after
RFS goes low. In the external
clocking mode, the SDATA line becomes active after
RFS goes low.
21
DRDY
Logic Output. A falling edge indicates that a new output word is available for transmission. The
DRDY pin
will return high upon completion of transmission of a full output word.
DRDY is also used to indicate when
the AD7710 has completed its on-chip calibration sequence.
22
SDATA
Serial Data. Input/output with serial data being written to either the control register or the calibration regis-
ters, and serial data being accessed from the control register, calibration registers, or the data register.
During an output data read operation, serial data becomes active after
RFS goes low (provided DRDY is low).
During a write operation, valid serial data is expected on the rising edges of SCLK when
TFS is low. The
output data coding is natural binary for unipolar inputs and offset binary for bipolar inputs.
23
DVDD
Digital Supply Voltage, 5 V. DVDD should not exceed AVDD by more than 0.3 V in normal operation.
24
DGND
Ground Reference Point for Digital Circuitry.
Terminology Integral Nonlinearity
This is the maximum deviation of any code from a straight line
passing through the endpoints of the transfer function. The
endpoints of the transfer function are zero scale (not to be con-
fused with bipolar zero), a point 0.5 LSB below the first code
transition (000 . . . 000 to 000 . . . 001) and full scale, a point
0.5 LSB above the last code transition (111 . . . 110 to 111 . . .
111). The error is expressed as a percentage of full scale.
Positive Full-Scale Error
Positive full-scale error is the deviation of the last code transi-
tion (111 . . . 110 to 111 . . . 111) from the ideal AIN(+) voltage
(AIN(–) + VREF/GAIN – 3/2 LSBs). It applies to both unipolar
and bipolar analog input ranges.
Unipolar Offset Error
Unipolar offset error is the deviation of the first code transition
from the ideal AIN(+) voltage (AIN(–) + 0.5 LSB) when oper-
ating in the unipolar mode.
Bipolar Zero Error
This is the deviation of the midscale transition (0111 . . . 111 to
1000 . . . 000) from the ideal AIN(+) voltage (AIN(–) – 0.5 LSB)
when operating in the bipolar mode.
Bipolar Negative Full-Scale Error
This is the deviation of the first code transition from the ideal
AIN(+) voltage (AIN(–) – VREF/GAIN + 0.5 LSB) when operat-
ing in the bipolar mode.
Positive Full-Scale Overrange
Positive full-scale overrange is the amount of overhead available
to handle input voltages on AIN(+) input greater than AIN(–) +
VREF/GAIN (for example, noise peaks or excess voltages due to
system gain errors in system calibration routines) without intro-
ducing errors due to overloading the analog modulator or to
overflowing the digital filter.
Negative Full-Scale Overrange
This is the amount of overhead available to handle voltages on
AIN(+) below AIN(–) –VREF/GAIN without overloading the
analog modulator or overflowing the digital filter. Note that the
analog input will accept negative voltage peaks even in the uni-
polar mode provided that AIN(+) is greater than AIN(–) and
greater than VSS – 30 mV.
Offset Calibration Range
In the system calibration modes, the AD7710 calibrates its offset
with respect to the analog input. The offset calibration range
specification defines the range of voltages that the AD7710 can
accept and still calibrate offset accurately.
Full-Scale Calibration Range
This is the range of voltages that the AD7710 can accept in the
system calibration mode and still calibrate full scale correctly.
Input Span
In system calibration schemes, two voltages applied in sequence
to the AD7710’s analog input define the analog input range.
The input span specification defines the minimum and maxi-
mum input voltages from zero- to full-scale that the AD7710 can
accept and still calibrate gain accurately.


Número de pieza similar - AD7710ARZ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7710AR AD-AD7710AR Datasheet
220Kb / 28P
   Signal Conditioning ADC
REV. F
More results

Descripción similar - AD7710ARZ

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7712 AD-AD7712_15 Datasheet
258Kb / 28P
   Signal Conditioning ADC
REV. F
AD7711 AD-AD7711_17 Datasheet
354Kb / 29P
   Signal Conditioning ADC
AD7714 AD-AD7714_17 Datasheet
349Kb / 41P
   Signal Conditioning ADC
AD7710 AD-AD7710 Datasheet
220Kb / 28P
   Signal Conditioning ADC
REV. F
AD7710ANZ AD-AD7710ANZ Datasheet
265Kb / 32P
   Signal Conditioning ADC
REV. G
AD7712 AD-AD7712_17 Datasheet
304Kb / 29P
   Signal Conditioning ADC
AD7710 AD-AD7710_17 Datasheet
319Kb / 33P
   Signal Conditioning ADC
AD7714 AD-AD7714_15 Datasheet
298Kb / 40P
   Signal Conditioning ADC
REV. C
AD7710 AD-AD7710_15 Datasheet
265Kb / 32P
   Signal Conditioning ADC
REV. G
AD7712 AD-AD7712 Datasheet
229Kb / 28P
   LC2MOS Signal Conditioning ADC
REV. E
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com