Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD6655-150EBZ1 Datasheet(PDF) 45 Page - Analog Devices

No. de pieza AD6655-150EBZ1
Descripción Electrónicos  IF Diversity Receiver
Download  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD6655-150EBZ1 Datasheet(HTML) 45 Page - Analog Devices

Back Button AD6655-150EBZ1 Datasheet HTML 41Page - Analog Devices AD6655-150EBZ1 Datasheet HTML 42Page - Analog Devices AD6655-150EBZ1 Datasheet HTML 43Page - Analog Devices AD6655-150EBZ1 Datasheet HTML 44Page - Analog Devices AD6655-150EBZ1 Datasheet HTML 45Page - Analog Devices AD6655-150EBZ1 Datasheet HTML 46Page - Analog Devices AD6655-150EBZ1 Datasheet HTML 47Page - Analog Devices AD6655-150EBZ1 Datasheet HTML 48Page - Analog Devices AD6655-150EBZ1 Datasheet HTML 49Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 45 / 88 page
background image
AD6655
Rev. A | Page 45 of
88
In addition, the first input sample signal power is updated in
the accumulator, and the accumulation continues with the
subsequent input samples. Figure 77 illustrates the rms
magnitude monitoring logic.
POWER MONITOR
HOLDING
REGISTER
ACCUMULATOR
FROM
MEMORY
MAP
FROM
INPUT
PORTS
LOAD
CLEAR
LOAD
IS COUNT = 1?
DOWN
COUNTER
POWER MONITOR
PERIOD REGISTER
TO
MEMORY
MAP
TO
INTERRUPT
CONTROLLER
Figure 77. ADC Input RMS Magnitude Monitoring Block Diagram
For rms magnitude mode, the value in the signal monitor result
(SMR) register is a 20-bit fixed-point number. The following
equation can be used to determine the rms magnitude in dBFS
from the MAG value in the register. Note that if the signal
monitor period (SMP) is a power of 2, the second term in the
equation becomes 0.
RMS Magnitude = 20 log
[]
⎥⎦
⎢⎣
)
(
log
20
2
2
log
10
2
SMP
ceil
SMP
MAG
For ms magnitude mode, the value in the SMR is a 20-bit fixed-
point number. The following equation can be used to determine
the ms magnitude in dBFS from the MAG value in the register.
Note that if the SMP is a power of 2, the second term in the
equation becomes 0.
MS Magnitude = 10 log
[]
⎥⎦
⎢⎣
)
(
log
20
2
2
log
10
2
SMP
ceil
SMP
MAG
THRESHOLD CROSSING MODE
In the threshold crossing mode of operation, the magnitude of
the input port signal is monitored over a programmable time
period (given by SMPR) to count the number of times it crosses
a certain programmable threshold value. This mode is set by
programming Logic 1x (where x is a don’t care bit) in the signal
monitor mode bits of the signal monitor control register or by
setting the threshold crossing output enable bit in the signal
monitor SPORT control register. Before activating this mode,
the user needs to program the 24-bit SMPR and the 13-bit
upper threshold register for each individual input port. The
same upper threshold register is used for both signal
monitor-
ing and gain control (see the ADC Overrange and Gain
Control
section).
After entering this mode, the value in the SMPR is loaded into a
monitor period timer, and the countdown is started. The
magnitude of the input signal is compared with the upper
threshold register (programmed previously) on each input clock
cycle. If the input signal has a magnitude greater than the upper
threshold register, the internal count register is incremented by 1.
The initial value of the internal count register is set to 0. This
comparison and incrementing of the internal count register
continues until the monitor period timer reaches a count of 1.
When the monitor period timer reaches a count of 1, the value
in the internal count register is transferred to the signal monitor
holding register, which can be read through the SPI port or
output through the SPORT serial port.
The monitor period timer is reloaded with the value in the
SMPR register, and the countdown is restarted. The internal
count register is also cleared to a value of 0. Figure 78 illustrates
the threshold crossing logic. The value in the SMR register is
the number of samples that have a magnitude greater than the
threshold register.
POWER MONITOR
HOLDING
REGISTER
COMPARE
A>B
UPPER
THRESHOLD
REGISTER
COMPARE
A>B
FROM
MEMORY
MAP
FROM
MEMORY
MAP
FROM
INPUT
PORTS
LOAD
CLEAR
LOAD
IS COUNT = 1?
DOWN
COUNTER
POWER MONITOR
PERIOD REGISTER
B
A
TO
MEMORY
MAP
TO
INTERRUPT
CONTROLLER
Figure 78. ADC Input Threshold Crossing Block Diagram
ADDITIONAL CONTROL BITS
For additional flexibility in the signal monitoring process, two
control bits are provided in the signal monitor control register.
They are the signal monitor enable bit and the complex power
calculation mode enable bit.
Signal Monitor Enable Bit
The signal monitor enable bit, located in Bit 0 of Register 0x112,
enables operation of the signal monitor block. If the signal
monitor function is not needed in a particular application, this
bit should be cleared to conserve power.
Complex Power Calculation Mode Enable Bit
When this bit is set, the part assumes that Channel A is digitizing
the I data and Channel B is digitizing the Q data for a complex
input signal (or vice versa). In this mode, the power reported is
equal to
2
2
Q
I +
This result is presented in the Signal Monitor DC Value Channel A
register if the signal monitor mode bits are set to 00. The Signal
Monitor DC Value Channel B register continues to compute the
Channel B value.
DC CORRECTION
Because the dc offset of the ADC may be significantly larger
than the signal being measured, a dc correction circuit is included
to null the dc offset before measuring the power. The dc correction
circuit can also be switched into the main signal path, but this
may not be appropriate if the ADC is digitizing a time-varying
signal with significant dc content, such as GSM.


Número de pieza similar - AD6655-150EBZ1

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD6655-150EBZ1 AD-AD6655-150EBZ1 Datasheet
2Mb / 84P
   IF Diversity Receiver
REV. 0
More results

Descripción similar - AD6655-150EBZ1

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD6649 AD-AD6649_17 Datasheet
1Mb / 41P
   IF Diversity Receiver
AD6655 AD-AD6655_17 Datasheet
2Mb / 85P
   IF Diversity Receiver
AD6655 AD-AD6655 Datasheet
2Mb / 84P
   IF Diversity Receiver
REV. 0
AD6653 AD-AD6653 Datasheet
2Mb / 80P
   IF Diversity Receiver
REV. 0
AD6649 AD-AD6649_14 Datasheet
1Mb / 40P
   IF Diversity Receiver
AD6655 AD-AD6655_15 Datasheet
2Mb / 84P
   IF Diversity Receiver
REV. B
AD6679 AD-AD6679_17 Datasheet
1Mb / 82P
   135 MHz BW IF Diversity Receiver
AD6674 AD-AD6674_17 Datasheet
4Mb / 97P
   385 MHz BW IF Diversity Receiver
AD6674 AD-AD6674 Datasheet
2Mb / 91P
   385 MHz BW IF Diversity Receiver
AD6679 AD-AD6679 Datasheet
1Mb / 81P
   135 MHz BW IF Diversity Receiver
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com