Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD7811YR Datasheet(PDF) 11 Page - Analog Devices

No. de pieza AD7811YR
Descripción Electrónicos  2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
Download  19 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD7811YR Datasheet(HTML) 11 Page - Analog Devices

Back Button AD7811YR Datasheet HTML 7Page - Analog Devices AD7811YR Datasheet HTML 8Page - Analog Devices AD7811YR Datasheet HTML 9Page - Analog Devices AD7811YR Datasheet HTML 10Page - Analog Devices AD7811YR Datasheet HTML 11Page - Analog Devices AD7811YR Datasheet HTML 12Page - Analog Devices AD7811YR Datasheet HTML 13Page - Analog Devices AD7811YR Datasheet HTML 14Page - Analog Devices AD7811YR Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 19 page
background image
AD7811/AD7812
–11–
REV. B
An example of the pseudo differential scheme using the AD7811
is shown in Figure 6. The relevant bits in the AD7811 Control
Register are set as follows DIF/
SGL = 1, CH1 = CH2 = 0, i.e.,
VIN1 pseudo differential with respect to VIN2. The signal is
applied to VIN1 but in the pseudo differential scheme the sam-
pling capacitor is connected to VIN2 during conversion and not
AGND as described in the Converter Operation section. This
input scheme can be used to remove offsets that exist in a sys-
tem. For example, if a system had an offset of 0.5 V the offset
could be applied to VIN2 and the signal applied to VIN1. This has
the effect of offsetting the input span by 0.5 V. It is only pos-
sible to offset the input span when the reference voltage is less
than VDD–OFFSET.
VIN1
VDD/3
COMPARATOR
CONTROL
LOGIC
CLOCK
OSC
CONVERSION
PHASE
VOFFSET
SAMPLING
CAPACITOR
VIN+
VIN–
VIN2
VIN1
CHARGE
REDISTRIBUTION
DAC
VOFFSET
Figure 6. Pseudo Differential Input Scheme
When using the pseudo differential input scheme the signal on
VIN2 must not vary by more than a 1/2 LSB during the conver-
sion process. If the signal on VIN2 varies during conversion, the
conversion result will be incorrect. In single-ended mode the
sampling capacitor is always connected to AGND during con-
version. Figure 7 shows the AD7811/AD7812 pseudo differen-
tial input being used to make a unipolar dc current measurement.
A sense resistor is used to convert the current to a voltage and
the voltage is applied to the differential input as shown.
RL
RSENSE
AD7811/
AD7812
VIN+
VIN–
VDD
Figure 7. DC Current Measurement Scheme
DC Acquisition Time
The ADC starts a new acquisition phase at the end of a conver-
sion and ends on the falling edge of the
CONVST signal. At the
end of a conversion a settling time is associated with the sam-
pling circuit. This settling time lasts approximately 100 ns. The
analog signal on VIN+ is also being acquired during this settling
time. Therefore, the minimum acquisition time needed is
approximately 100 ns.
Figure 8 shows the equivalent charging circuit for the sampling
capacitor when the ADC is in its acquisition phase. R2 repre-
sents the source impedance of a buffer amplifier or resistive
network; R1 is an internal multiplexer resistance, and C1 is the
sampling capacitor. During the acquisition phase the sampling
capacitor must be charged to within a 1/2 LSB of its final value.
The time it takes to charge the sampling capacitor (TCHARGE) is
given by the following formula:
TCHARGE = 7.6
× (R2 + 125 Ω) × 3.5 pF
C1
3.5pF
VIN+
R1
125
R2
SAMPLING
CAPACITOR
Figure 8. Equivalent Sampling Circuit
For small values of source impedance, the settling time associ-
ated with the sampling circuit (100 ns) is, in effect, the acquisi-
tion time of the ADC. For example, with a source impedance
(R2) of 10
Ω the charge time for the sampling capacitor is
approximately 4 ns. The charge time becomes significant for
source impedances of 2 k
Ω and greater.
AC Acquisition Time
In ac applications it is recommended to always buffer analog
input signals. The source impedance of the drive circuitry must
be kept as low as possible to minimize the acquisition time of
the ADC. Large values of source impedance will cause the THD
to degrade at high throughput rates. In addition, better perfor-
mance can generally be achieved by using an External 1 nF
capacitor on V
IN.
ON-CHIP REFERENCE
The AD7811 and AD7812 have an on-chip 2.5 V reference
circuit. The schematic in Figure 9 shows how the reference
circuit is implemented. A 1.23 V bandgap reference is gained up
to provide a 2.5 V
± 2% reference voltage. The on-chip refer-
ence is not available externally (SW2 is open). An external refer-
ence (1.2 V to VDD) can be applied at the VREF pin. However in
order to use an external reference the EXTREF bit in the con-
trol register (Bit 0) must first be set to a Logic 1. When EXTREF
is set to a Logic 1 SW2 will close, SW3 will open and the ampli-
fier will power down. This will reduce the current consumption
of the part by about 1 mA. It is possible to use two different
reference voltages by selecting the on-chip reference or external
reference.
7pF
2.5V
EXTERNAL
CAPACITOR
1.23V
VREF
CREF
AGND
SW3
SW2
SW1
Figure 9. On-Chip Reference Circuitry


Número de pieza similar - AD7811YR

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7811YR AD-AD7811YR Datasheet
200Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811YR AD-AD7811YR Datasheet
198Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811YR AD-AD7811YR Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811YR AD-AD7811YR Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811YRU AD-AD7811YRU Datasheet
200Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
More results

Descripción similar - AD7811YR

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD7811YRUZ AD-AD7811YRUZ Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811 AD-AD7811 Datasheet
200Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7812YRUZ AD-AD7812YRUZ Datasheet
211Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7812YRUZ AD-AD7812YRUZ Datasheet
198Kb / 19P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. B
AD7811 AD-AD7811_15 Datasheet
333Kb / 24P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. C
AD7812 AD-AD7812_15 Datasheet
333Kb / 24P
   2.7 V to 5.5 V, 350 kSPS, 10-Bit 4-/8-Channel Sampling ADCs
REV. C
AD7813 AD-AD7813_15 Datasheet
194Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. C
AD7813YNZ AD-AD7813YNZ Datasheet
174Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. C
AD7813 AD-AD7813_17 Datasheet
219Kb / 12P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
AD7813 AD-AD7813 Datasheet
185Kb / 11P
   2.7 V to 5.5 V, 400 kSPS 8-/10-Bit Sampling ADC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com