Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD9874-EB Datasheet(PDF) 3 Page - Analog Devices

No. de pieza AD9874-EB
Descripción Electrónicos  IF Digitizing Subsystem
Download  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9874-EB Datasheet(HTML) 3 Page - Analog Devices

  AD9874-EB Datasheet HTML 1Page - Analog Devices AD9874-EB Datasheet HTML 2Page - Analog Devices AD9874-EB Datasheet HTML 3Page - Analog Devices AD9874-EB Datasheet HTML 4Page - Analog Devices AD9874-EB Datasheet HTML 5Page - Analog Devices AD9874-EB Datasheet HTML 6Page - Analog Devices AD9874-EB Datasheet HTML 7Page - Analog Devices AD9874-EB Datasheet HTML 8Page - Analog Devices AD9874-EB Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 40 page
background image
REV. A
AD9874–SPECIFICATIONS
–3–
Parameter
Temp
Test Level
Min
Typ
Max
Unit
SYSTEM DYNAMIC PERFORMANCE
2
SSB Noise Figure @ Min VGA Attenuation
3, 4
Full
IV
8.1
9.5
dB
@ Max VGA Attenuation
3, 4
Full
IV
13
dB
Dynamic Range with AGC Enabled
3, 4
Full
IV
91
95
dB
IF Input Clip Point @ Max VGA Attenuation
3
Full
IV
–20
–19
dBm
@ Min VGA Attenuation
3
Full
IV
–32
–31
dBm
Input Third Order Intercept (IIP3)
Full
IV
–5
0
dBm
Gain Variation over Temperature
Full
IV
0.7
2
dB
LNA + MIXER
Maximum RF and LO Frequency Range
Full
IV
300
500
MHz
LNA Input Impedance
25
oCV
370//1.4
//pF
Mixer LO Input Resistance
25
oCV
1
k
LO SYNTHESIZER
LO Input Frequency
Full
IV
7.75
300
MHz
LO Input Amplitude
Full
IV
0.3
2.0
V p-p
FREF Frequency (for Sinusoidal Input ONLY)
Full
IV
8
25
MHz
FREF Input Amplitude
Full
IV
0.3
3
V p-p
FREF Slew Rate
Full
IV
7.5
V/ s
Minimum Charge Pump Current @ 5 V
5
Full
VI
0.48
0.67
0.78
mA
Maximum Charge Pump Current @ 5 V
5
Full
VI
3.87
5.3
6.2
mA
Charge Pump Output Compliance
6
Full
VI
0.4
VDDP – 0.4
V
Synthesizer Resolution
Full
IV
6.25
kHz
CLOCK SYNTHESIZER
CLK Input Frequency
Full
IV
13
26
MHz
CLK Input Amplitude
Full
IV
0.3
VDDC
V p-p
Minimum Charge Pump Output Current
5
Full
VI
0.48
0.67
0.78
mA
Maximum Charge Pump Output Current
5
Full
VI
3.87
5.3
6.2
mA
Charge Pump Output Compliance
6
Full
VI
0.4
VDDQ – 0.4
V
Synthesizer Resolution
Full
IV
2.2
kHz
SIGMA-DELTA ADC
Resolution
Full
IV
16
24
Bits
Clock Frequency (fCLK)
Full
IV
13
26
MHz
Center Frequency
Full
V
fCLK/8
MHz
Pass-Band Gain Variation
Full
IV
1.0
dB
Alias Attenuation
Full
IV
80
dB
GAIN CONTROL
Programmable Gain Step
Full
V
16
dB
AGC Gain Range (Continuous)
Full
V
12
dB
GCP Output Resistance
Full
IV
50
72.5
95
k
OVERALL
Analog Supply Voltage
(VDDA, VDDF, VDDI)
Full
VI
2.7
3.0
3.6
V
Digital Supply Voltage
(VDDD, VDDC, VDDL)
Full
VI
2.7
3.0
3.6
V
Interface Supply Voltage
7
(VDDH)
Full
VI
1.8
3.6
V
Charge Pump Supply Voltage
(VDDP, VDDQ)
Full
VI
2.7
5.0
5.5
V
Total Current
High Performance Setting
8
Full
VI
20
26.5
mA
Low Power Mode
8
Full
VI
17
22
mA
Standby
Full
VI
0.01
0.1
mA
OPERATING TEMPERATUR
E RANGE
–40
+85
°C
NOTES
1Standard operating mode: LNA/Mixer @ high bias setting, VGA @ Min ATTEN setting, synthesizers in normal (not fast acquire) mode, f
CLK = 18 MHz, decimation
factor = 900, 16-bit digital output, and 10 pF load on SSI output pins.
2This includes 0.9 dB loss of matching network.
3AGC with DVGA enabled.
4Measured in 10 kHz bandwidth.
5Programmable in 0.67 mA steps.
6Voltage span in which LO (or CLK) charge pump output current is maintained within 5% of nominal value of VDDP/2 (or VDDQ/2).
7VDDH must be less than VDDD + 0.5 V.
8 Clock VCO off, add additional 0.7 mA with VGA @ Max ATTEN setting.
Specifications subject to change without notice.
(VDDI = VDDF = VDDA = VDDC = VDDL = VDDD = VDDH = 2.7 V to 3.6 V,
VDDQ = VDDP = 2.7 V to 5.5 V, fCLK = 18 MSPS, fIF = 109.65 MHz, fLO = 107.4 MHz, fREF = 16.8 MHz, unless otherwise noted.)
1


Número de pieza similar - AD9874-EB

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9874-EB AD-AD9874-EB Datasheet
580Kb / 40P
   IF Digitizing Subsystem
REV. A
More results

Descripción similar - AD9874-EB

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9864 AD-AD9864 Datasheet
1Mb / 44P
   IF Digitizing Subsystem
REV. 0
AD9870 AD-AD9870 Datasheet
233Kb / 20P
   IF Digitizing Subsystem
REV. 0
AD9874 AD-AD9874_17 Datasheet
710Kb / 41P
   IF Digitizing Subsystem
AD9874-EB AD-AD9874-EB Datasheet
580Kb / 40P
   IF Digitizing Subsystem
REV. A
AD9870 AD-AD9870_15 Datasheet
226Kb / 20P
   IF Digitizing Subsystem
REV. 0
AD9864 AD-AD9864_15 Datasheet
944Kb / 44P
   IF Digitizing Subsystem
REV. 0
AD9864 AD-AD9864_17 Datasheet
1Mb / 48P
   IF Digitizing Subsystem
AD9874 AD-AD9874 Datasheet
744Kb / 40P
   IF Digitizing Subsystem
REV. 0
AD9874 AD-AD9874_15 Datasheet
580Kb / 40P
   IF Digitizing Subsystem
REV. A
AD9874ABSTZ AD-AD9874ABSTZ Datasheet
580Kb / 40P
   IF Digitizing Subsystem
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com