Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADS7806U Datasheet(PDF) 10 Page - Burr-Brown (TI) |
|
|
ADS7806U Datasheet(HTML) 10 Page - Burr-Brown (TI) |
10 / 18 page 10 ® ADS7806 SERIAL OUTPUT Data can be clocked out with the internal data clock or an external data clock. When using serial output, be careful with the parallel outputs, D7-D0 (pins 9-13 and 15-17), as these pins will come out of Hi-Z state whenever CS (pin 23) is LOW and R/C (pin 22) is HIGH. The serial output can not be tri-stated and is always active. FIGURE 4. Serial Data Timing Using Internal Data Clock (TAG tied LOW). TABLE VI. Conversion and Data Timing. TA = –40°C to +85 °C. INTERNAL DATA CLOCK (During A Conversion) To use the internal data clock, tie EXT/INT (pin 8) LOW. The combination of R/C (pin 22) and CS (pin 23) LOW will initiate conversion ‘n’ and activate the internal data clock (typically 900kHz clock rate). The ADS7806 will output 12 bits of valid data, MSB first, from conversion ‘n-1’ on SDATA (pin 19), synchronized to 12 clock pulses output on DATACLK (pin 18). The data will be valid on both the rising and falling edges of the internal data clock. The rising edge of BUSY (pin 24) can be used to latch the data. After the 12th clock pulse, DATACLK will remain LOW until the next conversion is initiated, while SDATA will go to what- ever logic level was input on TAG (pin 20) during the first clock pulse. Refer to Table VI and Figure 4. EXTERNAL DATA CLOCK To use an external data clock, tie EXT/INT (pin 8) HIGH. The external data clock is not a conversion clock; it can only be used as a data clock. To enable the output mode of the ADS7806, CS (pin 23) must be LOW and R/C (pin 22) must be HIGH. DATACLK must be HIGH for 20% to 70% of the total data clock period; the clock rate can be between DC and 10MHz. Serial data from conversion ‘n’ can be output on SDATA (pin 19) after conversion ‘n’ is completed or during conversion ‘n + 1’. An obvious way to simplify control of the converter is to tie CS LOW and use R/C to initiate conversions. While this is perfectly acceptable, there is a possible problem when using an external data clock. At an indeterminate point from 12 µs after the start of conversion 'n' until BUSY rises, the internal logic will shift the results of conversion 'n' into the output register. If CS is LOW, R/C is HIGH, and the external clock is HIGH at this point, data will be lost. So, with CS LOW, either R/C and/or DATACLK must be LOW during this period to avoid losing valid data. SYMBOL DESCRIPTION MIN TYP MAX UNITS t 1 Convert Pulse Width 0.04 12 µs t 2 Data Valid Delay after R/C LOW 14.7 20 µs t 3 BUSY Delay from 85 ns Start of Conversion t 4 BUSY LOW 14.7 20 µs t 5 BUSY Delay after 90 ns End of Conversion t 6 Aperture Delay 40 ns t 7 Conversion Time 14.7 20 µs t 8 Acquisition Time 5 µs t 9 Bus Relinquish Time 10 83 ns t 10 BUSY Delay after Data Valid 20 60 ns t 11 Previous Data Valid 12 14.7 µs after Start of Conversion t 12 Bus Access Time and BYTE Delay 83 ns t 13 Start of Conversion 1.4 µs to DATACLK Delay t 14 DATACLK Period 1.1 µs t 15 Data Valid to DATACLK 20 75 ns HIGH Delay t 16 Data Valid after DATACLK 400 600 ns LOW Delay t 17 External DATACLK Period 100 ns t 18 External DATACLK LOW 40 ns t 19 External DATACLK HIGH 50 ns t 20 CS and R/C to External 25 ns DATACLK Setup Time t 21 R/C to CS Setup Time 10 ns t 22 Valid Data after DATACLK HIGH 25 ns t 7 + t8 Throughput Time 25 µs 1 MSB Valid CS or R/C(1) DATACLK SDATA BUSY t 7 + t8 t 16 t 15 t 14 t 13 2 3 11 12 Bit 10 Valid Bit 1 Valid Bit 9 Valid LSB Valid NOTE: (1) If controlling with CS, tie R/C LOW. Data bus pins will remain Hi-Z at all times. If controlling with R/C, tie CS LOW. Data bus pins will be active when R/C is HIGH, and should be left unconnected. 1 MSB Valid 2 Bit 10 Valid (Results from previous conversion.) |
Número de pieza similar - ADS7806U |
|
Descripción similar - ADS7806U |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |