Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD9524BCPZ-REEL7 Datasheet(PDF) 3 Page - Analog Devices

No. de pieza AD9524BCPZ-REEL7
Descripción Electrónicos  Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
Download  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD9524BCPZ-REEL7 Datasheet(HTML) 3 Page - Analog Devices

  AD9524BCPZ-REEL7 Datasheet HTML 1Page - Analog Devices AD9524BCPZ-REEL7 Datasheet HTML 2Page - Analog Devices AD9524BCPZ-REEL7 Datasheet HTML 3Page - Analog Devices AD9524BCPZ-REEL7 Datasheet HTML 4Page - Analog Devices AD9524BCPZ-REEL7 Datasheet HTML 5Page - Analog Devices AD9524BCPZ-REEL7 Datasheet HTML 6Page - Analog Devices AD9524BCPZ-REEL7 Datasheet HTML 7Page - Analog Devices AD9524BCPZ-REEL7 Datasheet HTML 8Page - Analog Devices AD9524BCPZ-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 56 page
background image
Data Sheet
AD9524
Rev. E | Page 3 of 56
REVISION HISTORY
1/14—Rev. D to Rev. E
Change Pin 34 from VDD1.8_OUT[0:3] to VDD1.8_OUT[2:3]
and Pin 42 from NC to VDD1.8_OUT[0:1]................................13
Changes to Writing to the EEPROM Section.................................34
Added Register 0x190.....................................................................40
Changes to EEPROM Buffer Registers.........................................41
Added Table 51 ................................................................................50
2/13—Rev. C to Rev. D
Deleted VDD1.8_PLL2................................................. Throughout
Changes to Data Sheet Title ............................................................1
Added TJ of 115°C, Table 1 ..............................................................4
Changed VDD3_PLL1, Supply Voltage for PLL1 Typical
Parameter from 22 mA to 37 mA and Changed VDD3_PLL1,
Supply Voltage for PLL1 Maximum Parameter from 25.2 mA to
43 mA, Table 2 ...................................................................................4
Changes to Table 3 ............................................................................6
Added PLL1 Characteristics Section and Table 7, Renumbered
Sequentially........................................................................................7
Changes to Table 9 Summary Statement and Changed Differen-
tial Output Voltage Magnitude Unit from mV to V, Table 9 ...........8
Changed Output Timing Skew Between LVPECL, HSTL, and
LVDS Outputs from 164 ps to 234 ps; Added Endnote 1;
Table 10...............................................................................................9
Changes to Pin 5 Description, Table 19 .......................................13
Changed Pin 42 from VDD1.8_PLL2 to NC, Table 19 ..............14
Changes to Figure 24 ......................................................................21
Changes to Multimode Output Drivers Section .........................24
Changes to Clock Distribution Synchronization Section..........25
Changes to Figure 29 and Added Lock Detect Section...............26
Added Reset Modes Section and Power-Down Mode Section ....27
Changes to Pin Descriptions Section and Read Section............31
Added Figure 38; Renumbered Sequentially...............................33
Changes to Register Section Definition Group Section.............36
Changes to Power Dissipation and Thermal Considerations
Section ..............................................................................................38
Changes to Table 31 ........................................................................40
Change to Bit 4 and Bits[1:0] Description, Table 40...................45
Changes to Bit 2 Description, Table 41 and Bits[7:6]
Description, Table 42 ......................................................................46
Changes to Bits[1:0] Description, Table 43..................................47
Changes to Bit 4, Bits [3:2] Descriptions, Table 47.....................48
Changes to Bit 3 Descriptions Table 48........................................49
Changed Bit 6 Name from Status PLL2 Feedback Clock to Status
PLL1 Feedback Clock, Table 54.......................................................52
3/11—Rev. A to Rev. B
Added Table Summary, Table 8.......................................................7
Changes to Table 9 ............................................................................8
Changes to EEPROM Operations Section and Writing to the
EEPROM Section............................................................................32
Changes to Addr (Hex) 0x01A, Bits[4:3], Table 30 ....................37
Changes to Bits[4:3], Table 40 .......................................................43
1/11—Rev. 0 to Rev. A
Changes to General Description Section.......................................1
Changes to Specifications Summary Statement............................4
Changes to Test Conditions/Comments for VDD3_PLL1,
Supply Voltage for PLL1 Parameter, Table 2..................................4
Changes to Typical Configuration and Low Power Typical
Configuration Parameters, Table 3 .................................................5
Changes to Input High Voltage and Input Low Voltage
Parameters; Added Input Threshold Voltage Parameter,
Table 4.................................................................................................5
Changed Differential Output Voltage Swing Parameters to
Differential Output Voltage Magnitude; Changes to Test
Conditions/Comments, Table 8 ......................................................7
Changed Junction Temperature Parameter from 150°C to
115°C, Table 16................................................................................11
Added Figure 14; Renumbered Sequentially...............................15
Changes to Figure 15, Figure 17, and Figure 19; Change to
Caption of Figure 21 .......................................................................16
Added PLL1 Lock Detect Section.................................................19
Changes to VCO Calibration Section...........................................21
Changed Output Mode Section to Multimode Output
Drivers; Changes to Multimode Output Drivers Section..........22
Changes to Figure 29 ......................................................................24
Changes to SPI/I2C Port Selection Section .................................25
Change to SPI Instruction Word (16 Bits) Section.....................29
Added Power Dissipation and Thermal Considerations
Section ..............................................................................................35
Changes to Table 34 to Table 36 and Table 38.............................42
Change to Register 0x0F3, Bit 1 Description, Table 47..............45
Change to Register 0x198, Bits[7:2], Table 50 .............................47
Changes to Table 52 ........................................................................48
Changes to Register 0x230 and Register 0x231, Table 54..........49
7/10—Revision 0: Initial Version


Número de pieza similar - AD9524BCPZ-REEL7

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9524BCPZ-REEL7 AD-AD9524BCPZ-REEL7 Datasheet
973Kb / 56P
   Jitter Cleaner and Clock Generator
More results

Descripción similar - AD9524BCPZ-REEL7

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD9524 AD-AD9524 Datasheet
863Kb / 56P
   Jitter Cleaner and Clock Generator with 6 Differential or 13 LVCMOS Outputs
REV. D
AD9523BCPZ AD-AD9523BCPZ Datasheet
879Kb / 60P
   Jitter Cleaner and Clock Generator with 14 Differential or 29 LVCMOS Outputs
REV. C
AD9523 AD-AD9523 Datasheet
1,011Kb / 60P
   Jitter Cleaner and Clock Generator
AD9524 AD-AD9524_15 Datasheet
973Kb / 56P
   Jitter Cleaner and Clock Generator
logo
Texas Instruments
CDCM6208V1F TI1-CDCM6208V1F Datasheet
2Mb / 87P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
LMK04906 TI1-LMK04906 Datasheet
1Mb / 117P
[Old version datasheet]   Ultra Low Noise Clock Jitter Cleaner/Multiplier with 6 Programmable Outputs
CDCM6208 TI1-CDCM6208_14 Datasheet
2Mb / 89P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
CDCM6208 TI1-CDCM6208_18 Datasheet
2Mb / 92P
[Old version datasheet]   2:8 Clock Generator, Jitter Cleaner With Fractional Dividers
CDCM6208 TI-CDCM6208 Datasheet
2Mb / 78P
[Old version datasheet]   2:8 CLOCK GENERATOR, JITTER CLEANER WITH FRACTIONAL DIVIDERS
CDCM6208V2G TI1-CDCM6208V2G Datasheet
2Mb / 88P
[Old version datasheet]   CDCM6208V2G 2:8 Clock Generator, Jitter Cleaner with Fractional Dividers
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com