Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADSP-TS101S Datasheet(PDF) 9 Page - Analog Devices |
|
ADSP-TS101S Datasheet(HTML) 9 Page - Analog Devices |
9 / 48 page ADSP-TS101S Rev. C | Page 9 of 48 | May 2009 LINK PORTS The DSP’s four link ports provide additional 8-bit bidirectional I/O capability. With the ability to operate at a double data rate— latching data on both the rising and falling edges of the clock— running at 125 MHz, each link port can support up to 250M bytes per second, for a combined maximum throughput of 1G bytes per second. The link ports provide an optional communications channel that is useful in multiprocessor systems for implementing point- to-point interprocessor communications. Applications can also use the link ports for booting. Each link port has its own double-buffered input and output registers. The DSP’s core can write directly to a link port’s trans- mit register and read from a receive register, or the DMA controller can perform DMA transfers through eight (four transmit and four receive) dedicated link port DMA channels. Each link port has three signals that control its operation. LxCLKOUT and LxCLKIN implement clock/acknowledge handshaking. LxDIR indicates the direction of transfer and is used only when buffering the LxDAT signals. An example appli- cation would be using differential low-swing buffers for long twisted-pair wires. LxDAT provides the 8-bit data bus input/output. Applications can program separate error detection mechanisms for transmit and receive operations (applications can use the checksum mechanism to implement consecutive link port transfers), the size of data packets, and the speed at which bytes are transmitted. Under certain conditions, the link port receiver can initiate a token switch to reverse the direction of transfer; the transmitter becomes the receiver and vice versa. TIMER AND GENERAL-PURPOSE I/O The ADSP-TS101S has a timer pin (TMR0E) that generates out- put when a programmed timer counter has expired. Also, the DSP has four programmable general-purpose I/O pins (FLAG3–0) that can function as either single-bit input or out- put. As outputs, these pins can signal peripheral devices; as inputs, they can provide the test for conditional branching. RESET AND BOOTING The ADSP-TS101S has two levels of reset (see reset specifica- tions Page 24): • Power-up reset—after power-up of the system, and strap options are stable, the RESET pin must be asserted (low). • Normal reset—for any resets following the power-up reset sequence, the RESET pin must be asserted. The DSP can be reset internally (core reset) by setting the SWRST bit in SQCTL. The core is reset, but not the external port or I/O. After reset, the ADSP-TS101S has four boot options for begin- ning operation: • Boot from EPROM. The DSP defaults to EPROM booting when the BMS pin strap option is set low. See Strap Pin Function Descriptions on Page 19. • Boot by an external master (host or another ADSP- TS101S). Any master on the cluster bus can boot the ADSP-TS101S through writes to its internal memory or through autoDMA. • Boot by link port. All four receive link DMA channels are initialized after reset to transfer a 256-word block to inter- nal memory address 0 to 255, and to issue an interrupt at the end of the block (similar to EP DMA). The correspond- ing DMA interrupts are set to address zero (0). • No boot—Start running from an external memory. Using the “no boot” option, the ADSP-TS101S must start running from an external memory, caused by asserting one of the IRQ3–0 interrupt signals. The ADSP-TS101S core always exits from reset in the idle state and waits for an interrupt. Some of the interrupts in the inter- rupt vector table are initialized and enabled after reset. LOW POWER OPERATION The ADSP-TS101S can enter a low power sleep mode in which its core does not execute instructions, reducing power con- sumption to a minimum. The ADSP-TS101S exits sleep mode when it senses a falling edge on any of its IRQ3–0 interrupt inputs. The interrupt, if enabled, causes the ADSP-TS101S to execute the corresponding interrupt service routine. This fea- ture is useful for systems that require a low power standby mode. CLOCK DOMAINS As shown in Figure 5, the ADSP-TS101S has two clock inputs, SCLK (system clock) and LCLK (local clock). These inputs drive its two major clock domains: • SCLK (system clock). Provides clock input for the external bus interface and defines the ac specification reference for the external bus signals. The external bus interface runs at 1 the SCLK frequency. A DLL locks internal SCLK to SCLK input. • LCLK (local clock). Provides clock input to the internal clock driver, CCLK, which is the internal clock for the core, internal buses, memory, and link ports. The instruction execution rate is equal to CCLK. A PLL from LCLK gener- Figure 5. Clock Domains LCLKRATx SCLK_P LCLK_P SPD BITS, LCTLx REGISTER EXTERNAL INTERFACE CCLK (INSTRUCTION RATE) LxCLKOUT/LxCLKIN (LINK PORT RATE) DLL DLL DLL PLL DLL /LR |
Número de pieza similar - ADSP-TS101S |
|
Descripción similar - ADSP-TS101S |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |