Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼

Delete All


Preview PDF Download HTML

BU4816G-TR Datasheet(PDF) 13 Page - Rohm

No. de pieza BU4816G-TR
Descripción Electrónicos  Low Voltage Standard CMOS Voltage Detector ICs
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  ROHM [Rohm]
Página de inicio
Logo ROHM - Rohm

BU4816G-TR Datasheet(HTML) 13 Page - Rohm

Back Button BU4816G-TR Datasheet HTML 8Page - Rohm BU4816G-TR Datasheet HTML 9Page - Rohm BU4816G-TR Datasheet HTML 10Page - Rohm BU4816G-TR Datasheet HTML 11Page - Rohm BU4816G-TR Datasheet HTML 12Page - Rohm BU4816G-TR Datasheet HTML 13Page - Rohm BU4816G-TR Datasheet HTML 14Page - Rohm BU4816G-TR Datasheet HTML 15Page - Rohm BU4816G-TR Datasheet HTML 16Page - Rohm  
Zoom Inzoom in Zoom Outzoom out
 13 / 16 page
background image
BU48xx series
BU49xx series
© 2014 ROHM Co., Ltd. All rights reserved.
03.Feb.2014 Rev.010
●Operational Notes
Absolute maximum ratings
Operating the IC over the absolute maximum ratings may damage the IC. The damage can either be a short circuit
between pins or an open circuit between pins. Therefore, it is important to consider circuit protection measures, such
as adding a fuse, in case the IC is operated over the absolute maximum ratings.
Ground Voltage
The voltage of the ground pin must be the lowest voltage of all pins of the IC at all operating conditions. Ensure that no
pins are at a voltage below the ground pin at any time, even during transient condition.
Recommended operating conditions
These conditions represent a range within which the expected characteristics of the IC can be approximately obtained.
The electrical characteristics are guaranteed under the conditions of each parameter.
Bypass Capacitor for Noise Rejection
To help reject noise, put a 1µF capacitor between VDD pin and GND and 1000pF capacitor between VOUT pin and GND.
Be careful when using extremely big capacitor as transient response will be affected.
Short between pins and mounting errors
Be careful when mounting the IC on printed circuit boards. The IC may be damaged if it is mounted in a wrong
orientation or if pins are shorted together. Short circuit may be caused by conductive particles caught between the pins.
Operation under strong electromagnetic field
Operating the IC in the presence of a strong electromagnetic field may cause the IC to malfunction.
The VDD line impedance might cause oscillation because of the detection current.
A VDD to GND capacitor (as close connection as possible) should be used in high VDD line impedance condition.
Lower than the mininum input voltage puts the VOUT in high impedance state, and it must be VDD in pull up (VDD)
10) External parameters
The case of needless “Delay Time”, recommended to insert more 470k
resister between VDD and CT. The
recommended value of RL Resistor is over 10k
to 1M
for VDET=1.5V to 4.8V, and over 100k
to 1M
for VDET=0.9V
to 1.4V. The recommended value of CT Capacitor is over 100pF to 0.1µF. There are many factors (board layout, etc)
that can affect characteristics. Please verify and confirm using practical applications.
11) Power on reset operation
Please note that the power on reset output varies with the VDD rise time. Please verify the behavior in the actual
12) Testing on application boards
When testing the IC on an application board, connecting a capacitor directly to a low-impedance output pin may subject
the IC to stress. Always discharge capacitors completely after each process or step. The IC’s power supply should
always be turned off completely before connecting or removing it from the test setup during the inspection process. To
prevent damage from static discharge, ground the IC during assembly and use similar precautions during transport and
13) Rush current
When power is first supplied to the IC, rush current may flow instantaneously. It is possible that the charge current to
the parasitic capacitance of internal photo diode or the internal logic may be unstable. Therefore, give special
consideration to power coupling capacitance, power wiring, width of GND wiring, and routing of connections.
14) CT pin discharge
Due to the capabilities of the CT pin discharge transistor, the CT pin may not completely discharge when a short input
pulse is applied, and in this case the delay time may not be controlled. Please verify the actual operation.
15) This IC has extremely high impedance terminals. Small leak current due to the uncleanness of PCB surface might
cause unexpected operations. Application values in these conditions should be selected carefully. If 10M
leakage is
assumed between the CT terminal and the GND terminal, 1M
connection between the CT terminal and the VDD
terminal would be recommended. Also, if the leakage is assumed between the Vout terminal and the GND terminal, the
pull up resistor should be less than 1/10 of the assumed leak resistance. The value of Rct depends on the external
resistor that is connected to CT terminal, so please consider the delay time that is decided by t × RCT × CCT changes.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 

Datasheet Descarga

Go To PDF Page

Enlace URL

Política de Privacidad
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :