AD9775 datasheet(11/56 Pages) AD

No. de pieza	AD9775

Descripción Electrónicos	14-Bit, 160 MSPS, 2횞/4횞/8횞 Interpolating Dual TxDAC짰 Digital-to-Analog Converter

Download	56 Pages

Scroll/Zoom	100%

Fabricante Electrónico	AD [Analog Devices]

Página de inicio	http://www.analog.com

Logo

11 / 56 page

AD9775

Rev. E | Page 11 of 56

Table 9. Pin Function Descriptions

Pin No.

Mnemonic

Description

1, 3

CLKVDD

Clock Supply Voltage.

2

LPF

PLL Loop Filter.

4, 7

CLKGND

Clock Supply Common.

5

CLK+

Differential Clock Input.

6

CLK−

Differential Clock Input.

8

DATACLK/PLL_LOCK

With the PLL enabled, this pin indicates the state of the PLL. A read of a Logic 1

indicates the PLL is in the locked state. Logic 0 indicates the PLL has not achieved

lock. This pin may also be programmed to act as either an input or output

(Address 02h, Bit 3) DATACLK signal running at the input data rate.

9, 17, 25, 35, 44, 52

DGND

Digital Common.

10, 18, 26, 36, 43, 51

DVDD

Digital Supply Voltage.

11 to 16, 19 to 24, 27, 28

P1B13 (MSB) to P1B0

(LSB)

Port 1 Data Inputs.

29, 30, 49, 50

NC

No Connect.

31

IQSEL/P2B13 (MSB)

In one-port mode, IQSEL = 1 followed by a rising edge of the differential input

clock latches the data into the I channel input register. IQSEL = 0 latches the data

into the Q channel input register. In two-port mode, this pin becomes the Port 2

MSB.

32

ONEPORTCLK/P2B12

With the PLL disabled and the AD9775 in one-port mode, this pin becomes a

clock output that runs at twice the input data rate of the I and Q channels. This

allows the AD9775 to accept and demux interleaved I and Q data to the I and Q

input registers.

33, 34, 37 to 42, 45 to 48

P2B11 to P2B0 (LSB)

Port 2 Data Inputs.

53

SPI_SDO

In the case where SDIO is an input, SDO acts as an output. When SDIO becomes an

output, SDO enters a High-Z state. This pin can also be used as an output for the

data rate clock. For more information, see the Two-Port Data Input Mode section.

54

SPI_SDIO

Bidirectional Data Pin. Data direction is controlled by Bit 7 of Register Address 0x00.

The default setting for this bit is 0, which sets SDIO as an input.

55

SPI_CLK

Data input to the SPI port is registered on the rising edge of SPI_CLK. Data output

on the SPI port is registered on the falling edge.

56

SPI_CSB

Chip Select/SPI Data Synchronization. On momentary logic high, resets SPI port

logic and initializes instruction cycle.

57

RESET

Logic 1 resets all of the SPI port registers, including Address 0x00, to their default

values. A software reset can also be done by writing a Logic 1 to SPI Register 00h,

Bit 5. However, the software reset has no effect on the bit in Address 0x00.

58

REFIO

Reference Output, 1.2 V Nominal.

59

FSADJ2

Full-Scale Current Adjust, Q Channel.

60

FSADJ1

Full-Scale Current Adjust, I Channel.

61, 63, 65, 76, 78, 80

AVDD

Analog Supply Voltage.

62, 64, 66, 67, 70, 71,

74, 75, 77, 79

AGND

Analog Common.

68, 69

IOUTB2, IOUTA2

Differential DAC Current Outputs, Q Channel.

72, 73

IOUTB1, IOUTA1

Differential DAC Current Outputs, I Channel.

Número de pieza similar - AD9775

Fabricante Electrónico	No. de pieza	Datasheet	Descripción Electrónicos
Analog Devices	AD9775	5Mb / 48P	14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC D/A Converter REV. 0
	AD9775	2Mb / 20P	300 MHz to 1000 MHz Quadrature Modulator REV. 0
	AD9775	2Mb / 32P	400 MHz to 6 GHz Broadband Quadrature Modulator REV. 0
	AD9775BSV	5Mb / 48P	14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC D/A Converter REV. 0
	AD9775EB	5Mb / 48P	14-Bit, 160 MSPS 2X/4X/8X Interpolating Dual TxDAC D/A Converter REV. 0

More results

Descripción similar - AD9775

Fabricante Electrónico	No. de pieza	Datasheet	Descripción Electrónicos
Analog Devices	AD9773	218Kb / 19P	12-Bit, 160 MSPS 2횞/4횞/8횞 Interpolating Dual TxDAC D/A Converter REV. PrA
NXP Semiconductors	DAC1008D750	564Kb / 99P	Dual 10-bit DAC; up to 750 Msps; 2횞, 4횞 or 8횞 interpolating Rev. 2-5 January 2011
NXP Semiconductors	DAC1408D750	2Mb / 98P	Dual 14-bit DAC; up to 750 Msps; 2횞, 4횞 or 8횞 interpolating with JESD204A interface Rev. 2-2 December 2010
Analog Devices	AD9784	1Mb / 52P	14-Bit, 200 MSPS/500 MSPS TxDAC with 2횞/4횞/8횞 Interpolation and Signal Processing Rev. PrC
Analog Devices	AD9786	1Mb / 60P	16-Bit, 200 MSPS/500 MSPS TxDAC with 2횞/4횞/8횞 Interpolation and Signal Processing REV. 0
NXP Semiconductors	DAC1405D750	324Kb / 43P	Dual 14-bit DAC, up to 750 Msps; 4횞 and 8횞 interpolating Rev. 01-10 March 2010
Analog Devices	AD9122	1Mb / 56P	Dual, 16-Bit, 1200 MSPS, TxDAC짰 Digital-to-Analog Converter REV. 0
Analog Devices	AD9772A	881Kb / 40P	14-Bit, 160 MSPS TxDAC with 2횞 Interpolation Filter Rev. C
NXP Semiconductors	DAC1008D750	2Mb / 99P	Dual 10-bit DAC up to 750 Msps 2횞, 4횞 or 8횞 interpolating with JESD204A interface Rev. 01-4 October 2010
NXP Semiconductors	DAC1008D650	2Mb / 98P	Dual 10-bit DAC up to 650 Msps; 2횞, 4횞 or 8횞 interpolating with JESD204A interface Rev. 1-1 October 2010

More results

AD9775 Datasheet(PDF) 11 Page - Analog Devices

AD9775 Datasheet(HTML) 11 Page - Analog Devices

Número de pieza similar - AD9775

Descripción similar - AD9775

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

Datasheet Descarga

Enlace URL