Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

TSB41LV03APFP Datasheet(PDF) 3 Page - Texas Instruments

No. de pieza TSB41LV03APFP
Descripción Electrónicos  IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

TSB41LV03APFP Datasheet(HTML) 3 Page - Texas Instruments

  TSB41LV03APFP Datasheet HTML 1Page - Texas Instruments TSB41LV03APFP Datasheet HTML 2Page - Texas Instruments TSB41LV03APFP Datasheet HTML 3Page - Texas Instruments TSB41LV03APFP Datasheet HTML 4Page - Texas Instruments TSB41LV03APFP Datasheet HTML 5Page - Texas Instruments TSB41LV03APFP Datasheet HTML 6Page - Texas Instruments TSB41LV03APFP Datasheet HTML 7Page - Texas Instruments TSB41LV03APFP Datasheet HTML 8Page - Texas Instruments TSB41LV03APFP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
www.ti.com
Not Recommended for New Designs
TSB41LV03A
TSB41LV03AI
SLLA225 – JUNE 2006
When the TSB41LV03A is used with one or more of the ports not brought out to a connector, the twisted-pair
terminals of the unused ports must be terminated for reliable operation. For each unused port, the TPB+ and
TPB– terminals can be tied together and then pulled to ground, or the TPB+ and TPB– terminals can be
connected to the suggested termination network. The TPA+ and TPA– and TPBIAS terminals of an unused port
can be left unconnected. The TPBias terminal can be connected to a 1-
µF capacitor to ground or left floating.
The TESTM, SE, and SM terminals are used to set up various manufacturing test conditions. For normal
operation, the TESTM terminal should be connected to V
DD, SE should be tied to ground through a 1-kΩ
resistor, while SM should be connected directly to ground.
Four package terminals are used as inputs to set the default value for four configuration status bits in the self-ID
packet, are hardwired high or low as a function of the equipment design. The PC0–PC2 terminals are used to
indicate the default power-class status for the node (the need for power from the cable or the ability to supply
power to the cable). The C/LKON terminal is used as an input to indicate that the node is a contender for either
isochronous resource manager (IRM) or for bus manager (BM).
The TSB41LV03A supports suspend/resume as defined in the IEEE P1394a specification. The suspend
mechanism allows pairs of directly-connected ports to be placed into a low-power conservation state suspended
state) while maintaining a port-to-port connection between 1394 bus segments. While in the suspended state, a
port is unable to transmit or receive data transaction packets. However, a port in the suspended state is capable
of detecting connection status changes and detecting incoming TPBias. When all three ports of the
TSB41LV03A are suspended, all circuits except the bandgap reference generator and bias detection circuits are
powered down, resulting in significant power savings. For additional details of suspend/resume operation refer to
the P1394a specification. The use of suspend/resume is recommended for new designs.
The port transmitter and receiver circuitry is disabled during power down (when the PD input terminal is asserted
high), during reset (when the RESET input terminal is asserted low), when no active cable is connected to the
port, or when controlled by the internal arbitration logic. The TPBias output is disabled during power-down,
during reset, or when the port is disabled as commanded by the LLC.
The CNA (cable-not-active) terminal provides a high when there are no twisted-pair cable ports receiving
incoming bias (i.e., they are either disconnected or suspended), and can be used along with LPS to determine
when to power down the TSB41LV03A. The CNA output is not debounced. When the PD terminal is asserted
high, the CNA detection circuitry is enabled (regardless of the previous state of the ports) and a pulldown is
activated on the RESET terminal so as to force a reset of the TSB41LV03A internal logic.
The LPS (link power status) terminal works with the C/LKON terminal to manage the power usage in the node.
The LPS signal from the LLC is used in conjunction with the LCtrl bit to indicate the active/power status of the
LLC. The LPS signal is also used to reset, disable, and initialize the PHY-LLC interface (the state of the
PHY-LCC interface is controlled solely by the LPS input, regardless of the state of the LCtrl bit).
The LPS input is considered inactive if it remains low for more than 2.6
µs and is considered active otherwise.
When the TSB41LV03A detects that LPS is inactive, it places the PHY-LLC interface into a low–power reset
state in which the CTL and D outputs are held in the logic zero state and the LREQ input is ignored; however,
the SYSCLK output remains active. If the LPS input remains low for more than 26
µs, the PHY-LLC interface is
put into a low-power disabled state in which the SYSCLK output is also held inactive. The PHY-LLC interface is
also held in the disabled state during hardware reset. The TSB41LV03A continues the necessary repeater
functions required for normal network operation regardless of the state of the PHY-LLC interface. When the
interface is in the reset or disabled state and LPS is again observed active, the PHY initializes the interface and
returns it to normal operation.
When the PHY-LLC interface in the low-power disabled state, the TSB41LV03A automatically enters a
low-power mode if all ports are inactive (disconnected, disabled, or suspended). In this low-power mode, the
TSB41LV03A disables its internal clock generators and also disables various voltage and current reference
circuits depending on the state of the ports (some reference circuitry must remain active in order to detect new
cable connections, disconnections, or incoming TPBias, for example). The lowest power consumption (the
ultralow-power sleep mode) is attained when all ports are either disconnected, or disabled with the port’s
interrupt enable bit cleared. The TSB41LV03A exits the low-power mode when the LPS input is asserted high or
when a port event occurs which requires that the TSB41LV03A become active in order to respond to the event
or to notify the LLC of the event (e.g., incoming bias is detected on a suspended port, a disconnection is
detected on a suspended port, a new connection is detected on a nondisabled port, etc.). The SYSCLK output
becomes active (and the PHY-LLC interface is initialized and becomes operative) within 7.3 ms after LPS is
asserted high when the TSB41LV03A is in the low-power mode.
3
Submit Documentation Feedback


Número de pieza similar - TSB41LV03APFP

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TSB41LV03APFP TI-TSB41LV03APFP Datasheet
638Kb / 50P
[Old version datasheet]   IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
More results

Descripción similar - TSB41LV03APFP

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
TSB41LV03A TI-TSB41LV03A Datasheet
638Kb / 50P
[Old version datasheet]   IEEE 1394a THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41AB3 TI-TSB41AB3 Datasheet
747Kb / 52P
[Old version datasheet]   IEEE 1394A-2000 THREE-PORT CABLE TRANSCEIVER / ARBITER
TSB41AB3-EP TI1-TSB41AB3-EP_16 Datasheet
808Kb / 55P
[Old version datasheet]   IEEE 1394a-2000 THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41AB3-EP TI-TSB41AB3-EP Datasheet
729Kb / 52P
[Old version datasheet]   IEEE 1394A-2000 THREE-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV01 TI-TSB41LV01 Datasheet
615Kb / 49P
[Old version datasheet]   IEEE 1394A ONE-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV04A TI-TSB41LV04A Datasheet
625Kb / 49P
[Old version datasheet]   IEEE 1394a FOUR-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV06 TI-TSB41LV06 Datasheet
500Kb / 39P
[Old version datasheet]   IEEE 1394a SIX-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV06A TI-TSB41LV06A Datasheet
617Kb / 48P
[Old version datasheet]   IEEE 1394a SIX-PORT CABLE TRANSCEIVER/ARBITER
TSB41LV02A TI-TSB41LV02A Datasheet
630Kb / 50P
[Old version datasheet]   IEEE 1394a TWO PORT CABLE TRANSCEIVER/ARBITER
logo
Agere Systems
FW803 AGERE-FW803 Datasheet
395Kb / 24P
   PHY IEEE 1394A Three-Cable Transceiver/Arbiter Device
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com