Motor de Búsqueda de Datasheet de Componentes Electrónicos
Nombre de pieza
TSB41AB2PAPG4 Datasheet(Hoja de datos) 4 Page - Texas Instruments
to check the latest version.
No. de Pieza.
TI1 [Texas Instruments]
Página de inicio
IEEE 1394a2000 TWOPORT CABLE
SLLS424G − JUNE 2000 − REVISED DECEMBER 2004
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
The LPS input is considered inactive if it remains low for more than 2.6
µs and is considered active otherwise.
When the TSB41AB2 detects that LPS is inactive, it places the PHY-LLC interface into a low-power reset state
in which the CTL and D outputs are held in the logic zero state and the LREQ input is ignored; however, the
SYSCLK output remains active. If the LPS input remains low for more than 26
µs, the PHY-LLC interface is put
into a low-power disabled state in which the SYSCLK output is also held inactive. The PHY-LLC interface is also
held in the disabled state during hardware reset. The TSB41AB2 continues the necessary repeater functions
required for normal network operation regardless of the state of the PHY-LLC interface. When the interface is
in the reset or disabled state and LPS is again observed active, the PHY initializes the interface and returns it
to normal operation.
When the PHY-LLC interface is in the low-power disabled state, the TSB41AB2 automatically enters a
low-power mode if the port is inactive (disconnected, disabled, or suspended). In this low-power mode, the
TSB41AB2 disables its internal clock generators and also disables various voltage and current reference
circuits depending on the state of the port (some reference circuitry must remain active in order to detect new
cable connections, disconnections, or incoming TPBIAS, for example). The lowest power consumption (the
ultralow-power sleep mode) is attained when the port is either disconnected, or disabled with the port interrupt
enable bit cleared. The TSB41AB2 exits the low-power mode when the LPS input is asserted high or when a
port event occurs. This requires that the TSB41AB2 become active in order to respond to the event or to notify
the LLC of the event (for example, incoming bias is detected on a suspended port, a disconnection is detected
on a suspended port, a new connection is detected on a nondisabled port, etc.). The SYSCLK output becomes
active (and the PHY-LLC interface is initialized and become operative) within 7.3 ms after LPS is asserted high
when the TSB41AB2 is in the low-power mode.
The PHY uses the C/LKON terminal to notify the LLC to power up and become active. When activated, the
C/LKON signal is a square wave of approximately 163-ns period. The PHY activates the C/LKON output when
the LLC is inactive and a wake-up event occurs. The LLC is considered inactive when either the LPS input is
inactive, as described above, or the LCtrl bit is cleared to 0. A wake-up event occurs when a link-on PHY packet
addressed to this node is received, or when a PHY interrupt occurs. The PHY deasserts the C/LKON output
when the LLC becomes active (both LPS active and the LCtrl bit set to 1). The PHY also deasserts the C/LKON
output when a bus reset occurs unless a PHY interrupt condition exists which would otherwise cause C/LKON
to be active.
¿ALLDATASHEET es útil para Ud.?
[ DONATE ]
Todo acerca de Alldatasheet
Política de Privacidad
Intercambio de Enlaces
Lista de Fabricantes
All Rights Reserved©
|   Chinese :
| German :
| Japanese :
| Russian :
| Spanish :
| French :
| Italian :
| Portuguese :
| Polish :