Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

AD1674 Datasheet(PDF) 5 Page - Analog Devices

No. de Pieza. AD1674
Descripción  12-Bit 100 kSPS A/D Converter
Descarga  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo 

AD1674 Datasheet(HTML) 5 Page - Analog Devices

 
Zoom Inzoom in Zoom Outzoom out
 5 / 12 page
background image
AD1674
REV. C
–5–
(for all grades TMIN to TMAX with VCC = +15 V
10% or +12 V
5%,
VLOGIC = +5 V
10%, VEE = –15 V
10% or –12 V
5%; VIL = 0.4 V,
VIH = 2.4 V unless otherwise noted)
SWITCHING SPECIFICATIONS
CONVERTER START TIMING (Figure 1)
J, K, A, B, Grades
T Grade
Parameter
Symbol Min Typ
Max
Min Typ Max Units
Conversion Time
8-Bit Cycle
tC
78
7
8
µs
12-Bit Cycle
tC
910
9
10
µs
STS Delay from CE
tDSC
200
225 ns
CE Pulse Width
tHEC
50
50
ns
CS
to CE Setup
tSSC
50
50
ns
CS
Low During CE High tHSC
50
50
ns
R/C to CE Setup
tSRC
50
50
ns
R/C Low During CE High tHRC
50
50
ns
A0 to CE Setup
tSAC
00
ns
A0 Valid During CE High tHAC
50
50
ns
READ TIMING—FULL CONTROL MODE (Figure 2)
J, K, A, B, Grades
T Grade
Parameter
Symbol Min
Typ
Max
Min Typ Max Units
Access Time
tDD
1
75
150
75
150 ns
Data Valid After CE Low
tHD
25
2
25
2
ns
20
3
15
4
ns
Output Float Delay
tHL
5
150
150 ns
CS
to CE Setup
tSSR
50
50
ns
R/C to CE Setup
tSRR
00
ns
A0 to CE Setup
tSAR
50
50
ns
CS
Valid After CE Low
tHSR
00
ns
R/C High After CE Low
tHRR
00
ns
A0 Valid After CE Low
tHAR
50
50
ns
NOTES
1t
DD is measured with the load circuit of Figure 3 and is defined as the time
required for an output to cross 0.4 V or 2.4 V.
20
°C to T
MAX.
3At –40
°C.
4At –55
°C.
5t
HL is defined as the time required for the data lines to change 0.5 V when
loaded with the circuit of Figure 3.
All min and max specifications are guaranteed.
Specifications subject to change without notice.
Test
VCP
COUT
Access Time High Z to Logic Low
5 V
100 pF
Float Time Logic High to High Z
0 V
10 pF
Access Time High Z to Logic High
0 V
100 pF
Float Time Logic Low to High Z
5 V
10 pF
t
HEC
CE
STS
DB11 – DB0
A0
CS
__
R/C
_
t
SSC
t
HSC
t
SRC
t
HRC
t
SAC
t
HAC
t
C
t
DSC
HIGH IMPEDANCE
Figure 1. Converter Start Timing
HIGH
IMPEDANCE
CE
STS
DB11 – DB0
A0
CS
__
R/C
_
t
HSR
t
SSR
t
HRR
t
SAR
t
HAR
t
DD
t
HL
HIGH
IMP.
DATA
VALID
t
HD
t
HS
t
SSR
Figure 2. Read Timing
VCP
DOUT
COUT
IOH
IOL
Figure 3. Load Circuit for Bus Timing Specifications


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn