Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD6636 Datasheet(PDF) 73 Page - Analog Devices

No. de pieza AD6636
Descripción Electrónicos  150 MSPS, Wideband, Digital Downconverter
Download  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD6636 Datasheet(HTML) 73 Page - Analog Devices

Back Button AD6636_15 Datasheet HTML 69Page - Analog Devices AD6636_15 Datasheet HTML 70Page - Analog Devices AD6636_15 Datasheet HTML 71Page - Analog Devices AD6636_15 Datasheet HTML 72Page - Analog Devices AD6636_15 Datasheet HTML 73Page - Analog Devices AD6636_15 Datasheet HTML 74Page - Analog Devices AD6636_15 Datasheet HTML 75Page - Analog Devices AD6636_15 Datasheet HTML 76Page - Analog Devices AD6636_15 Datasheet HTML 77Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 73 / 80 page
background image
AD6636
Rev. A | Page 73 of 80
<1:0>: Number of AGC Average Samples. This defines the
number of samples to be averaged before they are sent to the
CIC decimating filter (see Table 43).
Table 43. Number of AGC Average Samples
AGC Average Samples <1:0>
Number of Samples Taken
00
1
01
2
10
3
11
4
AGC Pole Location <7:0>
This 8-bit register is used to define the open-loop filter pole
location P. Its value can be set from 0 to 0.996 in steps of 0.0039.
This value of P is updated in the AGC loop each time the AGC
is initialized. This open-loop pole location directly impacts the
closed-loop pole locations, see the Automatic Gain Control
section.
AGC Desired Level <7:0>
This register contains the desired signal level or desired clipping
level, depending on operational mode. This desired request
level (R) can be set in dB from 0 to 23.99 in steps of 0.094 dB.
The request level (R) in dB should be converted to a register
setting by
Register Value = round
×64
)
2
(
log
20
10
R
AGC Loop Gain2 <7:0>
This 8-bit register is used to define the second possible open-
loop gain, K2. Its value can be set from 0 to 0.996 in steps of
0.0039. This value of K2 is updated each time the AGC is
initialized. When the magnitude-of-error signal in the loop is
greater than the AGC error threshold, then K2 is used by the
loop. K2 is updated only when the AGC is initialized.
AGC Loop Gain1 <7:0>
This 8-bit register is used to define the open-loop gain K1. Its
value can be set from 0 to 0.996 in steps of 0.0039. This value of
K is updated in the AGC loop each time the AGC is initialized.
When the magnitude-of-error signal in the loop is less than the
AGC error threshold, then K1 is used by the loop. K1 is updated
only when the AGC is initialized.
I Path Signature Register <15:0>
This 16-bit signature register is for the I path of the channel
logic. The signature register records data on the networks that
leave the channel logic just before entering the second data
router.
Q Path Signature Register <15:0>
This 16-bit signature register is for the Q path of the channel
logic. The signature register records data on the networks that
leave the channel logic just before entering the second data
router.
BIST Control <15:0>
<15>: Disable Signature Generation Bit. When this bit is active
high, the signature registers do not produce a pseudorandom
output value, but instead directly load the 24-bit input data.
When this bit is cleared, the signature register produces a
pseudorandom output for every clock cycle that it is active. See
the User-Configurable, Built-In Self-Test (BIST) section for
details.
<14:0>: BIST Timer Bits. The <14:0> bits of this register form a
15-bit word that is loaded into the BIST timer. After loading the
BIST timer, the signature register is enabled for operation while
the timer is actively counting down. (See the User-
Configurable, Built-In Self-Test (BIST) section.)
OUTPUT PORT REGISTER MAP
This part of the memory map deals with the output data and
controls for parallel output ports.
Parallel Port Output Control <23:0>
<23>: Port C Append RSSI Bit. When this bit is set, an RSSI
word is appended to every I/Q output sample, irrespective of
whether the RSSI word is updated in the AGC. When this bit is
cleared, an RSSI word is appended to an I/Q output sample only
when the RSSI word is updated. The RSSI word is not output for
subsequent I/Q samples until the next time the RSSI is updated
in the AGC.
<22>: Port C, Data Format Bit. When this bit is set, the port is
configured for 8-bit parallel I/Q mode. When cleared, the port
is configured for 16-bit interleaved I/Q mode. See the Parallel
Port Output section for details.
<21>: Port C, AGC5 Enable Bit. When this bit is set, AGC5 data
(I/Q data) is output on parallel Output Port C (data bus). When
this bit is cleared, AGC5 data does not appear on Output
Port C.
<20>: Port C, AGC4 Enable Bit. Similar to Bit <21> for AGC4.
<19>: Port C, AGC3 Enable Bit. Similar to Bit <21> for AGC3.
<18>: Port C, AGC2 Enable Bit. Similar to Bit <21> for AGC2.
<17>: Port C, AGC1 Enable Bit. Similar to Bit <21> for AGC1.
<16>: Port C, AGC0 Enable Bit. Similar to Bit <21> for AGC0.


Número de pieza similar - AD6636_15

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD6636BBCZ1 AD-AD6636BBCZ1 Datasheet
1Mb / 72P
   150 MSPS Wideband Digital Down-Converter (DDC)
REV. 0
AD6636BC AD-AD6636BC Datasheet
1Mb / 72P
   150 MSPS Wideband Digital Down-Converter (DDC)
REV. 0
AD6636CBCZ1 AD-AD6636CBCZ1 Datasheet
1Mb / 72P
   150 MSPS Wideband Digital Down-Converter (DDC)
REV. 0
AD6636PCB AD-AD6636PCB Datasheet
1Mb / 72P
   150 MSPS Wideband Digital Down-Converter (DDC)
REV. 0
More results

Descripción similar - AD6636_15

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD6636 AD-AD6636 Datasheet
1Mb / 72P
   150 MSPS Wideband Digital Down-Converter (DDC)
REV. 0
logo
Tyco Electronics
MD59-0044 MACOM-MD59-0044 Datasheet
321Kb / 11P
   Wideband Downconverter 0.7-2.5GHz
logo
Intersil Corporation
ISL5416 INTERSIL-ISL5416_04 Datasheet
1Mb / 71P
   Four-Channel Wideband Programmable DownConverter
ISL5416 INTERSIL-ISL5416 Datasheet
1Mb / 71P
   Four-Channel Wideband Programmable DownConverter
logo
Renesas Technology Corp
ISL5416 RENESAS-ISL5416 Datasheet
2Mb / 71P
   Four-Channel Wideband Programmable DownConverter
logo
Hittite Microwave Corpo...
HMC334LP4 HITTITE-HMC334LP4 Datasheet
303Kb / 8P
   SiGe WIDEBAND DOWNCONVERTER, 0.8 - 2.7 GHz
HMC334LP4 HITTITE-HMC334LP4_10 Datasheet
315Kb / 8P
   SiGe WIDEBAND DOWNCONVERTER, 0.6 - 2.7 GHz
logo
Analog Devices
AD9627ABCPZ-125 AD-AD9627ABCPZ-125 Datasheet
2Mb / 76P
   12-Bit, 80 MSPS/105 MSPS/125 MSPS/150 MSPS, 1.8 V Dual Analog-to-Digital Converter
REV. B
AD9600ABCPZ-150 AD-AD9600ABCPZ-150 Datasheet
2Mb / 72P
   10-Bit, 105 MSPS/125 MSPS/150 MSPS
REV. B
AD9254S AD-AD9254S Datasheet
2Mb / 26P
   14-BIT, 150 MSPS, 1.8V ANALOG-TO-DIGITAL CONVERTER
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com