Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADF4212L Datasheet(PDF) 5 Page - Analog Devices |
|
ADF4212L Datasheet(HTML) 5 Page - Analog Devices |
5 / 28 page Data Sheet ADF4212L Rev. E | Page 5 of 28 TIMING CHARACTERISTICS VDD1 = VDD2 = 2.6 V to 3.3 V; VP1, VP2 = VDD to 5.5 V; AGNDRF = DGNDRF = AGNDIF = DGNDIF = 0 V; TA = TMIN to TMAX, unless otherwise noted; dBm referred to 50 Ω. Table 3. Parameter1 Limit at TMIN to TMAX (B Version) Unit Test Conditions/Comments t1 20 ns min LE setup time t2 10 ns min Data to clock setup time t3 10 ns min Data to clock hold time t4 25 ns min Clock high duration t5 25 ns min Clock low duration t6 10 ns min Clock to LE setup time t7 20 ns min LE pulse width 1 Guaranteed by design but not production tested. CLK DATA LE LE DB23 (MSB) DB22 DB2 DB1 (CONTROL BIT C2) DB0 (LSB) (CONTROL BIT C1) t1 t2 t3 t7 t6 t4 t5 Figure 2. Timing Diagram |
Número de pieza similar - ADF4212L_15 |
|
Descripción similar - ADF4212L_15 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |