Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

LF43891JC33 Datasheet(PDF) 5 Page - LOGIC Devices Incorporated

No. de pieza LF43891JC33
Descripción Electrónicos  9 x 9-bit Digital Filter
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  LODEV [LOGIC Devices Incorporated]
Página de inicio  http://www.logicdevices.com
Logo LODEV - LOGIC Devices Incorporated

LF43891JC33 Datasheet(HTML) 5 Page - LOGIC Devices Incorporated

  LF43891JC33 Datasheet HTML 1Page - LOGIC Devices Incorporated LF43891JC33 Datasheet HTML 2Page - LOGIC Devices Incorporated LF43891JC33 Datasheet HTML 3Page - LOGIC Devices Incorporated LF43891JC33 Datasheet HTML 4Page - LOGIC Devices Incorporated LF43891JC33 Datasheet HTML 5Page - LOGIC Devices Incorporated LF43891JC33 Datasheet HTML 6Page - LOGIC Devices Incorporated LF43891JC33 Datasheet HTML 7Page - LOGIC Devices Incorporated LF43891JC33 Datasheet HTML 8Page - LOGIC Devices Incorporated LF43891JC33 Datasheet HTML 9Page - LOGIC Devices Incorporated Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 11 page
background image
DEVICES INCORPORATED
LF43891
9 x 9-bit Digital Filter
Video Imaging Products
08/16/2000–LDS.43891-J
5
Controls
DIENB — Data Input Enable
The DIENB input enables the X
register of every filter cell. While
DIENB is LOW, the X registers are
loaded with the data present at the
DIN8-0 inputs on the rising edge of
CLK. While DIENB is HIGH, all bits
of DIN8-0 are forced to zero and a
rising edge of CLK will load the X
register of every filter cell with all
zeros. DIENB must be low one clock
cycle prior to presenting the input
data on the DIN8-0 input since it is
latched and delayed internally.
CIENB — Coefficient Input Enable
The CIENB input enables the C and D
registers of every filter cell. While
CIENB is LOW, the C and appropriate
D registers are loaded with the
coefficient data on the rising edge of
CLK. While CIENB is HIGH, the
contents of the C and D registers are
held and the CLK signal is ignored.
By using CIENB in its active state,
coefficient data can be shifted from
cell to cell. CIENB must be low one
clock cycle prior to presenting the
coefficient data on the CIN8-0 input
since it is latched and delayed inter-
nally.
COENB — Coefficient Output Enable
The COENB input enables the
COUT8-0 output. When COENB is
LOW, the outputs are enabled. When
COENB is HIGH, the outputs are
placed in a high-impedance state.
DCM1-0 — Decimation Control
The DCM1-0 inputs select the num-
ber of decimation registers to use
(Table 1). Coefficients are passed
from one cell to another at a rate
determined by DCM1-0. When no
decimation registers are selected,
the coefficients are passed from cell
to cell on every rising edge of CLK
(no decimation). When one decima-
tion register is selected, the coeffi-
cients are passed from cell to cell on
every other rising edge of CLK (2:1
decimation). When two decimation
registers are selected, the coeffi-
cients are passed from cell to cell on
every third rising edge of CLK (3:1
decimation) and so on. DCM1-0 is
latched and delayed internally.
ADR2-0 — Cell Accumulator Select
The ADR2-0 inputs select which cell’s
accumulator will available at the
SUM25-0 output or added to the
output stage accumulator. In both
cases, ADR2-0 is latched and delayed
by one clock cycle. If the same
address remains on the ADR2-0 inputs
for more than one clock cycle,
SUM25-0 will not change if the con-
tents of the accumulator changes.
Only the result from the first selection
of the cell (first clock cycle) by ADR2-0
will be available. ADR2-0 is also used
to select which accumulator to clear
when ERASE is LOW.
SENBH — MSB Output Enable
When SENBH is LOW, SUM25-16 is
enabled. When SENBH is HIGH,
SUM25-16 is placed in a high-imped-
ance state.
SENBL — LSB Output Enable
When SENBL is LOW, SUM15-0 is
enabled. When SENBL is HIGH,
SUM15-0 is placed in a high-imped-
ance state.
RESET — Register Reset Control
When RESET is LOW, all registers are
cleared simultaneously except the cell
accumulators. RESET can be used
with ERASE to clear all cell accumula-
tors. RESET is latched and delayed
internally. Refer to Table 2.
ERASE — Accumulator Erase Control
When ERASE is LOW, the cell accu-
mulator specified by ADR2-0 is
cleared. When RESET is LOW in
conjunction with ERASE, all cell
accumulators are cleared. Refer to
Table 2.


Número de pieza similar - LF43891JC33

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
LOGIC Devices Incorpora...
LF43881 LODEV-LF43881 Datasheet
82Kb / 11P
   8 x 8-bit Digital Filter
LF43881JC40 LODEV-LF43881JC40 Datasheet
82Kb / 11P
   8 x 8-bit Digital Filter
More results

Descripción similar - LF43891JC33

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Integrated Device Techn...
IDT72421 IDT-IDT72421 Datasheet
196Kb / 14P
   CMOS SyncFIFOO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72201 IDT-IDT72201 Datasheet
199Kb / 19P
   CMOS SyncFIFO 64 X 9, 256 x 9, 512 x 9, 1024 X 9, 2048 X 9 and 4096 x 9
IDT72V201 IDT-IDT72V201 Datasheet
115Kb / 14P
   3.3 VOLT CMOS SyncFIFO??256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
7203L25J IDT-7203L25J Datasheet
311Kb / 10P
   CMOS ASYNCHRONOUS FIFO 2,048 x 9, 4,096 x 9 8,192 x 9, 16,384 x 9
logo
Mosel Vitelic, Corp
MS7200L MOSEL-MS7200L Datasheet
175Kb / 11P
   256 x 9, 512 x 9, 1K x 9 CMOS FIFO
logo
Integrated Device Techn...
IDT7203 IDT-IDT7203 Datasheet
147Kb / 14P
   CMOS ASYNCHRONOUS FIFO 2048 x 9, 4096 x 9, 8192 x 9 and 16384 x 9
IDT72510 IDT-IDT72510 Datasheet
440Kb / 32P
   BUS-MATCHING BIDIRECTIONAL FIFO 512 x 18-BIT . 1024 x 9-BIT 1024 x 18-BIT . 2048 x 9-BIT
IDT72V01 IDT-IDT72V01 Datasheet
133Kb / 13P
   3.3 VOLT CMOS ASYNCHRONOUS FIFO 512 x 9, 1024 x 9, 2048 x 9, 4096 x 9
logo
Texas Instruments
LM77 TI1-LM77_15 Datasheet
1Mb / 24P
[Old version datasheet]   9-Bit Sign Digital Temperature Sensor
logo
Integrated Device Techn...
IDT7200L IDT-IDT7200L Datasheet
145Kb / 13P
   CMOS ASYNCHRONOUS FIFO 256 x 9, 512 x 9, 1,024 x 9
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com