Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADC32J24 Datasheet(PDF) 5 Page - Texas Instruments |
|
|
ADC32J24 Datasheet(HTML) 5 Page - Texas Instruments |
5 / 85 page ADC32J22, ADC32J23, ADC32J24, ADC32J25 www.ti.com SBAS668A – MAY 2014 – REVISED JUNE 2015 7 Specifications 7.1 Absolute Maximum Ratings over operating free-air temperature range (unless otherwise noted) (1) MIN MAX UNIT Supply voltage range, AVDD –0.3 2.1 V Supply voltage range, DVDD –0.3 2.1 V INAP, INBP –0.3 AVDD + 0.3 V CLKP, CLKM –0.3 AVDD + 0.3 V Voltage applied to input pins: SYSREFP, SYSREFM, SYNCP~, SYNCM~ –0.3 AVDD + 0.3 V SCLK, SEN, SDATA, RESET, PDN –0.3 AVDD + 0.3 V Operating free-air, TA –40 85 °C Temperature range Operating junction, TJ 125 °C Storage, Tstg –65 150 °C (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. 7.2 ESD Ratings VALUE UNIT V(ESD) Electrostatic discharge Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins(1) ±2000 V (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. 7.3 Recommended Operating Conditions over operating free-air temperature range (unless otherwise noted) MIN NOM MAX UNIT SUPPLIES AVDD Analog supply voltage range 1.7 1.8 1.9 V DVDD Digital supply voltage range 1.7 1.8 1.9 V ANALOG INPUT For input frequencies < 450 MHz 2 VPP VID Differential input voltage For input frequencies < 600 MHz 1 VPP VIC Input common-mode voltage VCM ± 0.025 V CLOCK INPUT Input clock frequency Sampling clock frequency 25 160(1) MSPS Sine wave, ac-coupled 1.5 V Input clock amplitude (differential) LPECL, ac-coupled 1.6 V LVDS, ac-coupled 0.7 V Input clock duty cycle 50% Input clock common-mode voltage 0.95 V DIGITAL OUTPUTS Maximum external load capacitance CLOAD 3.3 pF from each output pin to GND RLOAD Single-ended load resistance 100 Ω (1) With the clock divider enabled by default for divide-by-1. Maximum sampling clock frequency for the divide-by-4 option is 640 MSPS. Copyright © 2014–2015, Texas Instruments Incorporated Submit Documentation Feedback 5 Product Folder Links: ADC32J22 ADC32J23 ADC32J24 ADC32J25 |
Número de pieza similar - ADC32J24 |
|
Descripción similar - ADC32J24 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |