The CS8127

function is very precise, has hysteresis

on both the

and Delay comparators, a latching

Delay capacitor discharge circuit, and operation down to

1V.

The reset circuit output is an open collector type with ON

and OFF parameters as specified. The reset output NPN

transistor is controlled by the Low Voltage Inhibit and

Reset Delay circuits (see Block Diagram).

This circuit monitors output voltage, and when output

be in the ON (saturation) state. When the output voltage is

to go into the OFF state if allowed by the reset Delay cir-

cuit.

This circuit provides a programmable (by external capaci-

tor) delay on the

output lead. The Delay lead pro-

vides source current to the external delay capacitor only

when the Low Voltage Inhibit circuit indicates that output

current to ground (used to discharge the Delay capacitor).

The discharge current is latched ON when the output volt-

charged anytime the output voltage falls out of regulation,

even for a short period of time. This feature ensures a con-

trolled

pulse is generated following the detection

of an error condition. The circuit allows the

out-

put transistor to go to the OFF (open) state only when the

RESET

RESET

RESET

RESET Delay Circuit

Low Voltage Inhibit Circuit

RESET

RESET

4

RESET

Delay

(3)

(1)

(2)

(2)

RESET Circuit Waveform

RESET Circuit Functional Description

(1) = No Delay Capacitor

(2) = With Delay Capacitor

(3) = Max: RESET Voltage (1.0V)