Operation

www.ti.com

Schematic

Figure 2. LM46002EVM Schematic

Board Layout

Figure 3 through Figure 7 show the board layout for the LM46002EVM. The EVM offers resistors,

capacitors and test points to configure the output voltage, precision enable terminal, set frequency and

external clock synchronization.

The PWP HTSSOP-16 package offers an exposed thermal pad which must be soldered to the copper

landing on the PCB for optimal thermal performance. The PCB consists of a 4-layer design. There are 2-

oz copper planes on the top and bottom and 1-oz copper mid-layer planes to dissipate heat with an array

of thermal vias under the thermal pad to connect to all four layers.

Test points have been provided for ease of use to connect the power supply, required load and to monitor

critical signals. The 12-terminal edge connector can also be used to facilitate the use of a cable harness if

one is required (refer to the Table 2 section for mating connector part number).

4

LM46002EVM User’s Guide

SNVU302 – March 2014

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated