Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

PFM4414BB6M24D0C00 Datasheet(PDF) 17 Page - Vicor Corporation

No. de Pieza. PFM4414BB6M24D0C00
Descripción  Chassis mount or board mount packaging options
Descarga  23 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  VICOR [Vicor Corporation]
Página de inicio  http://www.vicorpower.com
Logo 

PFM4414BB6M24D0C00 Datasheet(HTML) 17 Page - Vicor Corporation

Zoom Inzoom in Zoom Outzoom out
 17 / 23 page
background image
PFMin a VIA Package
Rev 1.0
vicorpower.com
Page 17 of 23
12/2015
800 927.9474
PFM4414xB6M24D0yzz
Based on the output current waveform, as seen in Figure 20, the
following formula can be used to determine peak-to-peak line
frequency output voltage ripple:
In certain applications, the choice of bulk capacitance may be
determined by hold-up requirements and low frequency output
voltage filtering requirements. Such applications may use the greater
capacitance value determined from these requirements. The ripple
current rating for the bulk capacitors can be determined from the
following equation:
Switching Frequency Filtering
This is included within the VIA PFM. No external filtering is necessary
for most applications. For the most noise sensitive applications, a
common mode choke followed by two caps to PE GND will reduce
switching noise further.
EMI Filtering and Transient Voltage Suppression
EMI Filtering
The PFM with PFC is designed such that it will comply with EN55022
Class B for Conducted Emissions with the Vicor AIM,
AIM1714xB6MC7D5yzz. The emissions spectrum is shown in Figures
13 & 14. If the positive output is connected to earth ground, a 4700 pF
500 V capacitor on the -OUT terminal to ground is also recommended.
EMI performance is subject to a wide variety of external influences
such as PCB construction, circuit layout etc. As such, external
components in addition to those listed herein may be required in
specific instances to gain full compliance to the standards specified.
Transient Voltage Suppression
The PFM contains line transient suppression circuitry to meet
specifications for surge (i.e. EN61000-4-5) and fast transient conditions
(i.e. EN61000-4-4 fast transient/“burst”).
Thermal Considerations
The VIA™ package provides effective conduction cooling from either of
the two module surfaces. Heat may be removed from the top surface,
the bottom surface or both. The extent to which these two surfaces are
cooled is a key component for determining the maximum power that
can be processed by a VIA™, as can be seen from specified thermal
operating area on Page 5. Since the VIA has a maximum internal
temperature rating, it is necessary to estimate this internal temperature
based on a system-level thermal solution. To this purpose, it is helpful
to simplify the thermal solution into a roughly equivalent circuit where
power dissipation is modeled as a current source, isothermal surface
temperatures are represented as voltage sources and the thermal
resistances are represented as resistors. Figure 21 shows the “thermal
circuit” for the VIA module.
In this case, the internal power dissipation is PDISS, RJC_TOP and RJC_BOT
are thermal resistance characteristics of the VIA module and the top
and bottom surface temperatures are represented as TC_TOP, and TC_BOT.
It interesting to notice that the package itself provides a high degree of
thermal coupling between the top and bottom case surfaces
(represented in the model by the resistor RHOU). This feature enables
two main options regarding thermal designs:
Single side cooling: the model of Figure 21 can be simplified by
calculating the parallel resistor network and using one simple
thermal resistance number and the internal power dissipation
curves; an example for bottom side cooling only is shown in
Figure 22.
In this case, RJC can be derived as following:
P
DISS
+
T
C_TOP
T
C_BOT
R
JC_TOP
R
JC_BOT
R
HOU
s
s
+
Figure 21 – Double sided cooling VIA thermal model
P
DISS
+ T
C_BOT
R
JC
s
s
Figure 22 – Single-sided cooling VIA thermal model
(R
JC_TOP + RHOU) • RJC_BOT
RJC =
R
JC_TOP + RHOU + RJC_BOT
=
0.2 * POUT /(VOUT * fLINE * C)
V
PPl
where:
V
PPl
Output voltage ripple Peak-to-peak line frequency
P
OUT
Average output power
V
OUT
Output voltage set point, nominally 24 V
f
LINE
Frequency of line voltage
C
Output bulk capacitance
IDC
Maximum average output current
IPK
Peak-to-peak line frequency output current ripple
~
0.8 * POUT /VOUT
Iripple
=
~


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn