Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All


Preview PDF Download HTML

COP8ACC5 Datasheet(PDF) 27 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
No. de Pieza. COP8ACC5
Descripción  8-Bit CMOS ROM Based Microcontrollers with 4k Memory and High Resolution A/D
Descarga  41 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  NSC [National Semiconductor (TI)]
Página de inicio
Logo NSC - National Semiconductor (TI)

COP8ACC5 Datasheet(HTML) 27 Page - National Semiconductor (TI)

Back Button COP8ACC5 Hoja de datos HTML 23Page - National Semiconductor (TI) COP8ACC5 Hoja de datos HTML 24Page - National Semiconductor (TI) COP8ACC5 Hoja de datos HTML 25Page - National Semiconductor (TI) COP8ACC5 Hoja de datos HTML 26Page - National Semiconductor (TI) COP8ACC5 Hoja de datos HTML 27Page - National Semiconductor (TI) COP8ACC5 Hoja de datos HTML 28Page - National Semiconductor (TI) COP8ACC5 Hoja de datos HTML 29Page - National Semiconductor (TI) COP8ACC5 Hoja de datos HTML 30Page - National Semiconductor (TI) COP8ACC5 Hoja de datos HTML 31Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 41 page
background image
Interrupts (Continued)
Pending Flag
There is a pending flag bit associated with the non-maskable
interrupt, called STPND. This pending flag is not memory-
mapped and cannot be accessed directly by the software.
The pending flag is reset to zero when a device Reset oc-
curs. When the non-maskable interrupt occurs, the associ-
ated pending bit is set to 1. The interrupt service routine
should contain an RPND instruction to reset the pending flag
to zero. The RPND instruction always resets the STPND
Software Trap
The Software Trap is a special kind of non-maskable inter-
rupt which occurs when the INTR instruction (used to ac-
knowledge interrupts) is fetched from program memory and
placed in the instruction register. This can happen in a vari-
ety of ways, usually because of an error condition. Some ex-
amples of causes are listed below.
If the program counter incorrectly points to a memory loca-
tion beyond the available program memory space, the non-
existent or unused memory location returns zeroes which is
interpreted as the INTR instruction.
If the stack is popped beyond the allowed limit (address 06F
Hex), a 7FFF will be loaded into the PC, if this last location in
program memory is unprogrammed or unavailable, a Soft-
ware Trap will be triggered.
A Software Trap can be triggered by a temporary hardware
condition such as a brownout or power supply glitch.
The Software Trap has the highest priority of all interrupts.
When a Software Trap occurs, the STPND bit is set. The GIE
bit is not affected and the pending bit (not accessible by the
user) is used to inhibit other interrupts and to direct the pro-
gram to the ST service routine with the VIS instruction. Noth-
ing can interrupt a Software Trap service routine except for
another Software Trap. The STPND can be reset only by the
RPND instruction or a chip Reset.
The Software Trap indicates an unusual or unknown error
condition. Generally, returning to normal execution at the
point where the Software Trap occurred cannot be done re-
liably. Therefore, the Software Trap service routine should
reinitialize the stack pointer and perform a recovery proce-
dure that restarts the software at some known point, similar
to a device Reset, but not necessarily performing all the
same functions as a device Reset. The routine must also ex-
ecute the RPND instruction to reset the STPND flag. Other-
wise, all other interrupts will be locked out. To the extent pos-
sible, the interrupt routine should record or indicate the
context of the device so that the cause of the Software Trap
can be determined.
If the user wishes to return to normal execution from the
point at which the Software Trap was triggered, the user
must first execute RPND, followed by RETSK rather than
RETI or RET. This is because the return address stored on
the stack is the address of the INTR instruction that triggered
the interrupt. The program must skip that instruction in order
to proceed with the next one. Otherwise, an infinite loop of
Software Traps and returns will occur.
Programming a return to normal execution requires careful
consideration. If the Software Trap routine is interrupted by
another Software Trap, the RPND instruction in the service
routine for the second Software Trap will reset the STPND
flag; upon return to the first Software Trap routine, the
STPND flag will have the wrong state. This will allow
maskable interrupts to be acknowledged during the servicing
of the first Software Trap. To avoid problems such as this, the
user program should contain the Software Trap routine to
perform a recovery procedure rather than a return to normal
Under normal conditions, the STPND flag is reset by a
RPND instruction in the Software Trap service routine. If a
programming error or hardware condition (brownout, power
supply glitch, etc.) sets the STPND flag without providing a
way for it to be cleared, all other interrupts will be locked out.
To alleviate this condition, the user can use extra RPND in-
structions in the main program and in the WATCHDOG ser-
vice routine (if present). There is no harm in executing extra
RPND instructions in these parts of the program.
Port L provides the user with an additional eight fully select-
able, edge sensitive interrupts which are all vectored into the
same service subroutine.
The interrupt from Port L shares logic with the wake up cir-
cuitry. The register WKEN allows interrupts from Port L to be
individually enabled or disabled. The register WKEDG speci-
fies the trigger condition to be either a positive or a negative
edge. Finally, the register WKPND latches in the pending
trigger conditions.
The GIE (Global Interrupt Enable) bit enables the interrupt
A control flag, LPEN, functions as a global interrupt enable
for Port L interrupts. Setting the LPEN flag will enable inter-
rupts and vice versa. A separate global pending flag is not
needed since the register WKPND is adequate.
Since Port L is also used for waking the device out of the
HALT or IDLE modes, the user can elect to exit the HALT or
IDLE modes either with or without the interrupt enabled. If he
elects to disable the interrupt, then the device will restart ex-
ecution from the instruction immediately following the in-
struction that placed the microcontroller in the HALT or IDLE
modes. In the other case, the device will first execute the in-
terrupt service routine and then revert to normal operation.
(See HALT MODE for clock option wakeup information.)
The device uses the following types of interrupts, listed be-
low in order of priority:
The Software Trap non-maskable interrupt, triggered by
the INTR (00 opcode) instruction. The Software Trap is
acknowledged immediately. This interrupt service rou-
tine can be interrupted only by another Software Trap.
The Software Trap should end with two RPND instruc-
tions followed by a restart procedure.
Maskable interrupts, triggered by an on-chip peripheral
block or an external device connected to the device. Un-
der ordinary conditions, a maskable interrupt will not in-
terrupt any other interrupt routine in progress. A
maskable interrupt routine in progress can be inter-
rupted by the non-maskable interrupt request. A
maskable interrupt routine should end with an RETI in-
struction or, prior to restoring context, should return to
execute the VIS instruction. This is particularly useful
when exiting long interrupt service routiness if the time
between interrupts is short. In this case the RETI instruc-
tion would only be executed when the default VIS rou-
tine is reached.

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41 

Datasheet Download

Go To PDF Page

Número de Pieza relacionado

Part NumberComponents DescriptionHtml ViewManufacturer
COP8ACC8-Bit CMOS ROM Based and OTP Microcontrollers with 4k or 16k Memory and High Resolution A/D 1 2 3 4 5 MoreNational Semiconductor (TI)
COP8FG8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory Two Comparators and USART 1 2 3 4 5 MoreNational Semiconductor (TI)
COP8SE8-Bit CMOS ROM Based and OTP Microcontrollers with 4k Memory and 128 Bytes EERAM 1 2 3 4 5 MoreNational Semiconductor (TI)
COP8SG8-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory Two Comparators and USART 1 2 3 4 5 MoreNational Semiconductor (TI)
COP8SGR728M88-Bit CMOS ROM Based and OTP Microcontrollers with 8k to 32k Memory Two Comparators and USART 1 2 3 4 5 MoreNational Semiconductor (TI)
COP884BC8-Bit CMOS ROM Based Microcontrollers with 2k Memory Comparators and CAN Interface 1 2 3 4 5 MoreNational Semiconductor (TI)
COP888CF8-Bit CMOS ROM Based Microcontrollers with 4k Memory and A/D Converter 1 2 3 4 5 MoreNational Semiconductor (TI)
COP888EB8-Bit CMOS ROM Based Microcontrollers with 8k Memory CAN Interface 8-Bit A/D and USART 1 2 3 4 5 MoreNational Semiconductor (TI)
COP888EK8-Bit CMOS ROM Based Microcontrollers with 8k Memory Comparator and Single-slope A/D Capability 1 2 3 4 5 MoreNational Semiconductor (TI)
COP888FH8-Bit CMOS ROM Based Microcontrollers with 12k Memory Comparators USART and Hardware Multiply/Divide 1 2 3 4 5 MoreNational Semiconductor (TI)

Enlace URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©

Mirror Sites
English :  |   English :  |   Chinese :  |   German :  |   Japanese :
Russian :  |   Korean :  |   Spanish :  |   French :  |   Italian :
Portuguese :  |   Polish :  |   Vietnamese :