ADS7810

www.ti.com

SBAS014A – MARCH 1992 – REVISED SEPTEMBER 2010

PIN ASSIGNMENTS (continued)

PIN

DIGITAL

DESCRIPTION

I/O

NO.

NAME

Data bit 2. Hi-Z state when CS is high, or when R/C is low, or when a conversion is in

16

D2

O

progress.

Data bit 1. Hi-Z state when CS is high, or when R/C is low, or when a conversion is in

17

D1

O

progress.

Data bit 0. Least significant bit (LSB) of conversion results. Hi-Z state when CS is high,

18

D0 (LSB)

O

or when R/C is low, or when a conversion is in progress.

19

NC

Not internally connected.

20

Analog positive supply input. Nominally +5V. Connect directly to pins 21, 27, and 28.

21

Digital supply input. Nominally +5V. Connect directly to pins 20, 27, and 28.

22

DGND

Digital ground.

Read/Convert input. With CS low, a falling edge on R/C puts the internal sample/hold into

23

R/C

I

the hold state and starts a conversion. With CS low and no conversion in progress, a

rising edge on R/C enables the output data bits.

Chip select. With R/C low, a falling edge on CS will initiate a conversion. With R/C high

24

CS

I

and no conversion in progress, a falling edge on CS will enable the output data bits.

Busy output. Falls when a conversion is started, and remains low until the conversion is

completed and the data are latched into the output register. With CS low and R/C high,

25

BUSY

O

output data will be valid when BUSY rises, so that the rising edge can be used to latch

the data.

Analog negative supply input. Nominally –5V. Decouple to ground with 0.1mF ceramic

26

and 10vF tantalum capacitors.

27

Digital supply input. Nominally +5V. Connect directly to pins 20, 21, and 28.

Analog positive supply input. Nominally +5V. Connect directly to pins 20, 21, and 27, and

28

decouple to ground with 0.1mF ceramic and 10mF tantalum capacitors.

Copyright © 1992–2010, Texas Instruments Incorporated

Submit Documentation Feedback

7

Product Folder Link(s): ADS7810