![]() |
Motor de Búsqueda de Datasheet de Componentes Electrónicos |
|
ADS1210 Datasheet(PDF) 34 Page - Texas Instruments |
|
ADS1210 Datasheet(HTML) 34 Page - Texas Instruments |
34 / 50 page ![]() ADS1210, ADS1211 34 SBAS034B www.ti.com ADS1211U, P A IN3N A IN2P A IN2N A IN1P A IN1N AGND V BIAS CS DSYNC X IN X OUT DGND A IN3P A IN4N A IN4P REF IN REF OUT AV DD MODE DRDY SDOUT SDIO SCLK DV DD AV DD +5V +5V V OL 0V V OL +5V R 1 49.9k Ω C 2 12pF C 1 12pF DGND XTAL DGND REF1004 +2.5V 0V +5V P1 2k Ω 1.0µF +5V ADS1211U, P A IN3N A IN2P A IN2N A IN1P A IN1N AGND V BIAS CS DSYNC X IN X OUT DGND A IN3P A IN4N A IN4P REF IN REF OUT AV DD MODE DRDY SDOUT SDIO SCLK DV DD 1.0µF AV DD +5V +5V +5V 0V +5V R 1 49.9k Ω C 2 12pF C 1 12pF XTAL DGND DGND REF1004 +2.5V +5V V OH V OH P1 2k Ω +5V DRDY A DRDY B DRDY C DSYNC t DATA t DATA t DATA t DATA voltage is 5V and the output format is Offset Binary (FFFFFFH). For sink current, the worst-case condition oc- curs when the analog input differential voltage is 0V and the output format is Two’s Complement (000000H). Note that SDOUT is tri-stated for the majority of the conversion period and the opto-isolator connection must take this into account. Synchronization of Multiple Converters The DSYNC input is used to synchronize the output data of multiple ADS1210/11s. Synchronization involves configur- ing each ADS1210/11 to the same Decimation Ratio and Turbo Mode setting, and providing a common signal to the XIN inputs. Then, the DSYNC signal is pulsed LOW (see Figure 22 in the Timing section). This results in an internal reset of the modulator count for the current conversion. Thus, all the converters start counting from zero at the same time, producing a DRDY LOW signal at approximately the same point (see Figure 36). Note that an asynchronous DSYNC input may cause mul- tiple converters to be different from one another by one XIN clock cycle. This should not be a concern for most applica- tions. However, the Timing section contains information on exactly synchronizing multiple converters to the same XIN clock cycle. FIGURE 36. Effect of Synchronization on Output Data Timing. FIGURE 35. Sink Current vs VOL for SDOUT Under Worst-Case Conditions. 30 25 20 15 10 5 0 SINK CURRENT V OL (V) 01 2 3 4 5 25°C 85°C –40°C FIGURE 34. Source Current vs VOH for SDOUT Under Worst-Case Conditions. 30 25 20 15 10 5 0 SOURCE CURRENT V OH (V) 02 13 4 5 25°C 85°C –40°C |
Número de pieza similar - ADS1210_15 |
|
Descripción similar - ADS1210_15 |
|
|
Enlace URL |
Política de Privacidad |
ALLDATASHEET.ES |
¿ALLDATASHEET es útil para Ud.? [ DONATE ] |
Todo acerca de Alldatasheet | Publicidad | Contáctenos | Política de Privacidad | Intercambio de Enlaces | Lista de Fabricantes All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |