Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

DAC5686IPZP Datasheet(PDF) 5 Page - Texas Instruments

Click here to check the latest version.
No. de pieza DAC5686IPZP
Descripción Electrónicos  16-BIT, 500-MSPS, 216 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo TI1 - Texas Instruments

DAC5686IPZP Datasheet(HTML) 5 Page - Texas Instruments

  DAC5686IPZP Datasheet HTML 1Page - Texas Instruments DAC5686IPZP Datasheet HTML 2Page - Texas Instruments DAC5686IPZP Datasheet HTML 3Page - Texas Instruments DAC5686IPZP Datasheet HTML 4Page - Texas Instruments DAC5686IPZP Datasheet HTML 5Page - Texas Instruments DAC5686IPZP Datasheet HTML 6Page - Texas Instruments DAC5686IPZP Datasheet HTML 7Page - Texas Instruments DAC5686IPZP Datasheet HTML 8Page - Texas Instruments DAC5686IPZP Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 53 page
background image
DEVICE INFORMATION
DAC5686
www.ti.com ............................................................................................................................................................ SLWS147F – APRIL 2003 – REVISED JUNE 2009
Terminal Functions
TERMINAL
I/O
DESCRIPTION
NAME
NO.
AGND
1, 4, 7, 9,
I
Analog ground return
12, 17, 19,
22, 25
AVDD
2, 3, 8, 10,
I
Analog supply voltage
14, 16, 18,
23, 24
BIASJ
13
I/O
Full-scale output current bias
CLK1
59
I
External clock input; data clock input
CLK1C
60
I
Complementary external clock input; data clock input
CLK2
62
I
External clock input; sample clock for the DAC (optional if PLL disabled)
CLK2C
63
I
Complementary external clock input; sample clock for the DAC (optional if PLL disabled)
CLKGND
58, 64
Ground return for internal clock buffer
CLKVDD
61
Internal clock buffer supply voltage
DA[15:0]
34–36,
I
A-channel data bits 0 through 15
39–43,
DA15 is most significant data bit (MSB).
48–55
DA0 is least significant data bit (LSB). Internal pulldown
DB[15:0]
92–90,
I
B-channel data bits 0 through 15
87–83,
DB15 is most significant data bit (MSB).
78–71
DB0 is least significant data bit (LSB). Internal pulldown
Note: The order of the B data bus can be reversed by register rev_bbus.
DGND
27, 38, 45,
Digital ground return
57, 69, 81,
88, 93, 99
DVDD
26, 32, 37,
Digital supply voltage
44, 56, 68,
82, 89, 100
EXTIO
11
I
Used as external reference input when internal reference is disabled (i.e., EXTLO connected to AVDD).
Used as internal reference output when EXTLO = AGND, requires a 0.1-
µF decoupling capacitor to
AGND when used as reference output
EXTLO
15
I
Internal reference ground. Connect to AVDD to disable the internal reference
IOUTA1
21
O
A-channel DAC current output. Full scale when all input bits are set to 1
IOUTA2
20
O
A-channel DAC complementary current output. Full scale when all input bits are set to 0
IOUTB1
5
O
B-channel DAC current output. Full scale when all input bits are set to 1
IOUTB2
6
O
B-channel DAC complementary current output. Full scale when all input bits are set to 0
IOGND
47, 79
Digital I/O ground return
IOVDD
46, 80
Digital I/O supply voltage
LPF
66
I/O
PLL loop filter connection. Can be left open or connected to GND if PLL is not used (PLLVDD = 0 V).
PHSTR
94
I
The PHSTR pin has two functions. When the sync_phstr register is 0, a high on the PHSTR pin resets
the NCO phase accumulator. When the sync_phstr register is 1, a PHSTR pin low-to-high transition
sets the divided clock phase in external clock mode, and a high on the PHSTR pin resets the NCO
phase accumulator. Internal pulldown
PLLGND
65
Ground return for internal PLL
PLLVDD
67
PLL supply voltage. When PLLVDD is 0 V, the PLL is disabled.
PLLLOCK
70
O
PLL lock status bit. In PLL clock mode, PLLLOCK is high when PLL is locked to the input clock. In
external clock mode, PLLLOCK outputs the input rate clock.
QFLAG
98
I
Used in the interleaved data input mode: When the qflag register bit is 1, the QFLAG pin is used as an
input to identify the interleaved data sequence. QFLAG high identifies the data as channel B. Pin can
be left open when not used. Internal pulldown
RESETB
95
I
Resets the chip when low. Internal pullup
SCLK
29
I
Serial interface clock. Internal pulldown
SDENB
28
I
Active-low serial data enable, always an input to the DAC5686. Internal pulldown
Copyright © 2003–2009, Texas Instruments Incorporated
Submit Documentation Feedback
5
Product Folder Link(s): DAC5686


Número de pieza similar - DAC5686IPZP

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
DAC5686IPZP TI-DAC5686IPZP Datasheet
1Mb / 46P
[Old version datasheet]   16-BIT, 500-MSPS, 2X16X INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER
More results

Descripción similar - DAC5686IPZP

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Texas Instruments
DAC5686 TI-DAC5686 Datasheet
1Mb / 46P
[Old version datasheet]   16-BIT, 500-MSPS, 2X16X INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER
DAC5686 TI-DAC5686_15 Datasheet
706Kb / 53P
[Old version datasheet]   16-BIT, 500-MSPS, 2횞??6횞 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER
DAC5687IPZPR TI-DAC5687IPZPR Datasheet
2Mb / 79P
[Old version datasheet]   16-BIT, 500 MSPS 2?? INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5687-EP TI-DAC5687-EP_15 Datasheet
2Mb / 76P
[Old version datasheet]   16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5687 TI-DAC5687 Datasheet
2Mb / 72P
[Old version datasheet]   16-BIT, 500 MSPS 2x-8x INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5687-EP TI1-DAC5687-EP Datasheet
2Mb / 75P
[Old version datasheet]   16-BIT 500-MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
DAC5687 TI-DAC5687_15 Datasheet
2Mb / 80P
[Old version datasheet]   16-BIT, 500 MSPS 2쨈??쨈 INTERPOLATING DUAL-CHANNEL DIGITAL-TO-ANALOG CONVERTER (DAC)
ADS54J69 TI1-ADS54J69 Datasheet
3Mb / 75P
[Old version datasheet]   Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter
DAC3282 TI-DAC3282 Datasheet
1Mb / 49P
[Old version datasheet]   16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
DAC3282 TI-DAC3282_10 Datasheet
1Mb / 51P
[Old version datasheet]   16-Bit, 625 MSPS, 2x Interpolating, Dual-Channel Digital-to-Analog Converter (DAC)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com