Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼

Delete All
ON OFF
ALLDATASHEET.ES

X  

Preview PDF Download HTML

CDCE421 Datasheet(PDF) 7 Page - Texas Instruments

No. de Pieza. CDCE421
Descripción  Fully Integrated Wide-Range, Low-Jitter, Crystal-Oscillator Clock Generator
Descarga  24 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

CDCE421 Datasheet(HTML) 7 Page - Texas Instruments

Zoom Inzoom in Zoom Outzoom out
 7 / 24 page
background image
EXAMPLE: Programming Cycle of Six Words and Programming Into EEPROM
EnterProgrammingSequence
Word0
After8bits,thepayload
dataistransferredto
theRAMandisactive.
Waitforatleast
10msbefore
exitingEEPROM
writephase,for
safeoperation.
Payload
Word1
Payload
Word5
Payload
State
Machine
Jump
State
Machine
Jump
State2
State3
®
State3
State1
®
T0043-03
·
·
·
·
·
·
Enter Register Readback Mode and Related Timing Diagram
CDCE421
www.ti.com..................................................................................................................................................... SCAS842B – APRIL 2007 – REVISED JANUARY 2009
The following sequence shows how to enter programming mode and how the different words can be written. The
addressing of Word0 … Word5 is shown in bold. After the word address, the payload for the respective word is
clocked in. In this example, this is followed by a jump from State 2
→ State 3 into enter EEPROM programming
with EEPROM lock. In the EEPROM-programming state, it is necessary to wait at least 10 ms for safe
programming. The last command is a jump from State 3 into State 1 (normal operation). Cycle power and verify
that the device functions as programmed.
Figure 4. Programming Cycle of Six Words and Programming Into EEPROM
Similar to the enter programming mode sequence, the enter register read back mode is written into SDATA. After
the command has been issued, the SDATA input is reconfigured as clock input. By applying one clock, the
EEPROM content is read into shift registers. Now, by further applying clocks at SDATA, the EEPROM content
can be clocked out and observed at OUTP/OUTN. There are 59 bits to be clocked out. With the 61st rising clock
edge, the OUTP/OUTN pins are reconfigured back into normal operation.
Copyright © 2007–2009, Texas Instruments Incorporated
Submit Documentation Feedback
7
Product Folder Link(s): CDCE421


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24 


Datasheet Download




Enlace URL




Privacy Policy
ALLDATASHEET.ES
Does ALLDATASHEET help your business so far?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn