Motor de Búsqueda de Datasheet de Componentes Electrónicos
  Spanish  ▼
ALLDATASHEET.ES

X  

AD1953YSTRL7 Datasheet(PDF) 11 Page - Analog Devices

No. de pieza AD1953YSTRL7
Descripción Electrónicos  SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
Download  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Fabricante Electrónico  AD [Analog Devices]
Página de inicio  http://www.analog.com
Logo AD - Analog Devices

AD1953YSTRL7 Datasheet(HTML) 11 Page - Analog Devices

Back Button AD1953YSTRL7 Datasheet HTML 7Page - Analog Devices AD1953YSTRL7 Datasheet HTML 8Page - Analog Devices AD1953YSTRL7 Datasheet HTML 9Page - Analog Devices AD1953YSTRL7 Datasheet HTML 10Page - Analog Devices AD1953YSTRL7 Datasheet HTML 11Page - Analog Devices AD1953YSTRL7 Datasheet HTML 12Page - Analog Devices AD1953YSTRL7 Datasheet HTML 13Page - Analog Devices AD1953YSTRL7 Datasheet HTML 14Page - Analog Devices AD1953YSTRL7 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 36 page
background image
REV. 0
AD1953
–11–
shifted out on the DCSOUT pin. Table XXI shows the Pro-
gram Counter Trap values and register-select values that should
be used to tap various internal points of the algorithm flow.
The DCSOUT pin is meant to be used in conjunction with the
LRCLK and BCLK signals that are provided to the serial input
port. The format of DCSOUT is the same as the format used
for the serial port. In other words, if the serial port is running in
I
2S mode, then the DCSOUT pin, together with the LRCLK0
and BCLK0 pins (assuming input 0 is selected), will form a
valid 3-wire I
2S output.
The DCSOUT pin can be used for a variety of purposes. If the
DCSOUT pin is used to drive another external DAC, then a 4.1
system is possible using a new program downloaded into the
program RAM.
AUXDATA—Auxiliary Serial Data Input.
The AUXDATA pin may be used in conjunction with a custom
program to access two extra channels of serial input data, allow-
ing for a total of four input channels. The serial format is identical
to the selected format of SDATA0, 1, 2. The AUXDATA pin is
synchronous to the selected LRCLK and BCLK signal, and there-
fore should have the same timing as the main serial input signal.
MUTE—Mute Output Signal.
When this pin is asserted HIGH, a ramp sequence is started that
gradually reduces the volume to zero. When deasserted, the
volume ramps from zero back to the original volume setting.
The ramp speed is timed so that it takes 10 ms to reach zero
volume when starting from the default 0 dB volume setting.
VOUTL+, VOUTL– —Left-Channel Differential Analog Out-
puts. Full-scale outputs correspond to 1 V rms on each output pin,
or 2 V rms differential, assuming a VREF input voltage of 2.5 V. The
full-scale swing scales directly with VREF. These outputs are
capable of driving a load of > 5 k
Ω, with a maximum peak current
of 1 mA from each pin. An external third-order filter is recom-
mended for filtering out-of-band noise.
VOUTR+, VOUTR– —Right Channel Differential Outputs.
Output characteristics are the same as for VOUTL+ and VOUTL–.
VOUTS+, VOUTS– —Sub Channel Differential Outputs.
These outputs are designed to drive loads of 10 k
Ω or greater,
with a peak current capability of 250
µA. This output does not
use digital interpolation, as it is intended for low frequency
application. An external third-order filter with a cutoff frequency
< 2 kHz is recommended.
VREF—Analog Reference Voltage Input.
The nominal VREF input voltage is 2.5 V; the analog gain
scales directly with the voltage on this pin. When using the
AD1953 to drive a power amplifier, it is recommended that the
VREF voltage be derived by dividing down and heavily filtering
the supply to the power amplifier. This provides a benefit if the
compressor/limiter in the AD1953 is used to prevent amplifier
clipping. In this case, if the DAC output voltage is scaled to the
amplifier power supply, a fixed compressor threshold can be
used to protect an amplifier whose supply may vary over a wide
range. Any ac signal on this pin will cause distortion, and a large
decoupling capacitor may therefore be necessary to ensure that
the voltage on VREF is clean. The input impedance of VREF is
greater than 1 M
Ω.
FILTCAP—Filter Capacitor Point.
This pin is used to reduce the noise on an internal biasing point
in order to provide the highest performance. It may not be nec-
essary to connect this pin, depending on the quality of the layout
and grounding used in the application circuit.
DVDD—Digital VDD for Core.
5 V nominal.
ODVDD—Digital VDD for All Digital Outputs.
Variable from 2.7 V to 5.5 V.
DGND (2)—Digital Ground.
AVDD (3)—Analog VDD.
5 V nominal. For best results, use a separate regulator for AVDD.
Bypass capacitors should be placed close to the pins and con-
nected directly to the analog ground plane.
AGND (3)—Analog Ground.
For best performance, separate nonoverlapping analog and
digital ground planes should be used.


Número de pieza similar - AD1953YSTRL7

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD1953YSTRL7 AD-AD1953YSTRL7 Datasheet
750Kb / 32P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
More results

Descripción similar - AD1953YSTRL7

Fabricante ElectrónicoNo. de piezaDatasheetDescripción Electrónicos
logo
Analog Devices
AD1954 AD-AD1954 Datasheet
1Mb / 36P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
REV. A
AD1954YSTZ AD-AD1954YSTZ Datasheet
1Mb / 36P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
REV. A
AD1953 AD-AD1953_15 Datasheet
760Kb / 36P
   SigmaDSP 3-Channel, 26-Bit Signal Processing DAC
REV. 0
AD1954 AD-AD1954_15 Datasheet
1Mb / 36P
   SigmaDSP 3-Channel, 26-Bit Signal Processing DAC
REV. A
AD1980 AD-AD1980 Datasheet
750Kb / 32P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
AD9789BBC AD-AD9789BBC Datasheet
1Mb / 76P
   14-Bit, 2400 MSPS RF DAC with 4-Channel Signal Processing
REV. A
AD9789BBCZ AD-AD9789BBCZ Datasheet
1Mb / 76P
   14-Bit, 2400 MSPS RF DAC with 4-Channel Signal Processing
REV. A
logo
List of Unclassifed Man...
GE570 ETC1-GE570 Datasheet
142Kb / 7P
   Dual Channel signal processing
logo
Analog Devices
ADAU1781 AD-ADAU1781 Datasheet
944Kb / 88P
   Low Noise Stereo Codec with SigmaDSP Processing Core
Rev. 0
logo
Shenzhenshi YONGFUKANG ...
CSC37534 YONGFUKANG-CSC37534 Datasheet
505Kb / 19P
   3-band audio signal processing circuit
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


Datasheet Descarga

Go To PDF Page


Enlace URL




Política de Privacidad
ALLDATASHEET.ES
¿ALLDATASHEET es útil para Ud.?  [ DONATE ] 

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com