Motor de Búsqueda de Datasheet de Componentes Electrónicos
Selected language     Spanish  ▼
Nombre de pieza
         Descripción


UCD90240 Datasheet(Hoja de datos) 43 Page - Texas Instruments

No. de Pieza. UCD90240
Descripción  UCD90240 24-Rail PMBus Power Sequencer and System Manager
Descarga  49 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Fabricante  TI1 [Texas Instruments]
Página de inicio  http://www.ti.com
Logo 

 43 page
background image
UCD90240
www.ti.com
SLVSCW0 – FEBRUARY 2015
9 Power Supply Recommendations
UCD90240 should be powered by a 3.3-V power supply.
If internal reference is used, V33A is used as ADC reference and is assumed to be exactly 3.3 V. Any input
voltage deviation from 3.3 V will introduce an error to ADC reference and thus ADC results. Therefore, the 3.3-V
power supply must be tightly regulated and with very small voltage fluctuation (including voltage ripple and
voltage deviation caused by load transients).
If external reference is used, the 3.3-V power supply only needs to meet the requirements specified in the
Recommended Operating Conditions section and the Electrical Characteristics section.
10 Layout
10.1 Layout Guidelines
1. Decoupling capacitors should be placed as close to the device as possible.
2. BPCAP decoupling capacitors should be connected as close as possible to pin D6.
3. MARGIN pins output fast-edge PWM signals. These signals should be routed away from sensitive analog
signals. It is a good practice to place R4 and C1 in Figure 16 as close as possible to the MARGIN pin,
minimizing the propagation distance of the fast-edge PWM signals on the PCB. R3 can be placed near the
power supply feedback node to isolate the feedback node from noise sources on the PCB. If R4 and C1
cannot be located close to the MARGIN pin, add a 20-
Ω to 33-Ω series termination resistor located near the
MARGIN pin.
10.2 Layout Example
UCD90240 is in a 157-pin BGA package. If UCD90240 is mounted on the top layer, decoupling capacitors can
be placed on the bottom layer to make room for top-layer trace routing. The layout example below adopts such a
strategy. Figure 35 shows bottom-layer component placement from top-view. In addition to Figure 35, note that:
1. A uniform ground plane should be used to connect DVSS, AVSS, and VREFA– pins.
2. All four BPCAP pins should be connected to a common internal-layer copper area.
3. AVSS and VREFA– pins can be connected to a common internal-layer copper area.
Copyright © 2015, Texas Instruments Incorporated
Submit Documentation Feedback
43
Product Folder Links: UCD90240




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49 


Datasheet Download




Enlace URL

¿ALLDATASHEET es útil para Ud.?  [ DONATE ]  

Todo acerca de Alldatasheet   |   Publicidad   |   Contáctenos   |   Política de Privacidad   |   Favorito   |   Intercambio de Enlaces   |   Lista de Fabricantes
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl